| поискавой системы для электроныых деталей |
|
MPC5604E датащи(PDF) 44 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5604E датащи(HTML) 44 Page - Freescale Semiconductor, Inc |
|
44 / 75 page ![]() MPC5604E Microcontroller Data Sheet, Rev. 4 Electrical characteristics Freescale Semiconductor 44 TEABT Erase Suspend Latency — — 30 30 s TEABT Erase Suspend Request Rate 10 — — — ms NER Endurance (8KB, 16KB sectors) Endurance (32KB, 64KB sectors) Endurance (128KB sectors) 100 10 1 — — — Kcycles TDR Data Retention at 1K cycles Data Retention at 10K cycles Data Retention at 100K cycles 20 10 5 — — — Years 1 TBC = To be confirmed 2 Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization. 3 Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage. 4 The maximum program & erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed. 5 Actual hardware programming times. This does not include software overhead. 6 Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see Initial Max column). Table 24. Data flash program and erase specifications1 1 TBC = To be confirmed Symbol Parameter Min Value Typical Value2 (0 Cycles) 2 Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization. Initial Max3 (100 Cycles) Max4 (100000 Cycles) Unit TDWPRG Word Program5 —30 TBC TBC s TBKPRG Bank Program (64 KB)5, 6 —0.49 TBC TBC s TER16K Sector Erase (16KB) — 0.7 TBC TBC s TER512K Bank Erase (64KB) — 1.9 TBC TBC s TPABT Program Abort Latency — — 12 12 s TEABT Erase Abort Latency — — 30 30 s TEABT Erase Suspend Latency — — 30 30 s TEABT Erase Suspend Request Rate 10 — — — ms NER Endurance (16KB sectors) 100 — — — K cycles TDR Data Retention at 1K cycles Data Retention at 10K cycles Data Retention at 100K cycles 20 10 1 — — — Years @85C Table 23. Code flash program and erase specifications1 Symbol Parameter Min Value Typical Value2 (0 Cycles) Initial Max3 (100 Cycles) Max4 (100000 Cycles) Unit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |