поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MRF49XA-I/T датащи(PDF) 71 Page - Microchip Technology

номер детали MRF49XA-I/T
подробное описание детали  ISM Band Sub-GHz RF Transceiver
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MRF49XA-I/T датащи(HTML) 71 Page - Microchip Technology

Back Button MRF49XA-I/T Datasheet HTML 67Page - Microchip Technology MRF49XA-I/T Datasheet HTML 68Page - Microchip Technology MRF49XA-I/T Datasheet HTML 69Page - Microchip Technology MRF49XA-I/T Datasheet HTML 70Page - Microchip Technology MRF49XA-I/T Datasheet HTML 71Page - Microchip Technology MRF49XA-I/T Datasheet HTML 72Page - Microchip Technology MRF49XA-I/T Datasheet HTML 73Page - Microchip Technology MRF49XA-I/T Datasheet HTML 74Page - Microchip Technology MRF49XA-I/T Datasheet HTML 75Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 102 page
background image
© 2009-2011 Microchip Technology Inc.
Preliminary
DS70590C-page 71
MRF49XA
3.18.1
INTERRUPT MODE
The user can define the FIFO interrupt level (the
number of received bits) which generates the FINT
when the level is exceeded. In this case, the Status bits
report the changed FIFO status.
3.18.2
POLLING MODE
When the FSEL signal is low, the FIFO output is
connected directly to the SDO pin and its contents are
clocked out by the SCK pin. Set the FIFO interrupt level
to 1. In this case, as long as FINT indicates received
bits in the FIFO, the microcontroller continues to take
the bits away. When FINT goes low, no more bits need
to be taken.
An SPI read command (Receiver FIFO Read
Command) is also available to read out the contents of
the FIFO. See Figure 3-19 for a simple receiver FIFO
read, in Polling mode, on SPI lines.
FIGURE 3-19:
FIFO READ EXAMPLE WITH FINT POLLING
The registers associated with reception are:
•STSREG (see Register 2-1)
• GENCREG (see Register 2-2)
• RXCREG (see Register 2-7)
• FIFORSTREG (see Register 2-10)
• PMCREG (see Register 2-13)
TABLE 3-4:
RECEIVE PIN FUNCTION VS. OPERATION MODE
Mode
Bit Setting
Function
Pin 6
Pin 7
Receive
FIFOEN = 0
Receiver FIFO Disabled
RX Data Output
RX Data Clock Output
FIFOEN = 1
Receiver FIFO Enabled
FSEL Input
(RX data FIFO can be
accessed)
FINT Output
FO + 2
FO + 3
FO + 1
FIFO OUT
FO + 4
FIFO Read Out
012
3
4
SCK
SDO
FINT
FSEL
CS
Note: During FIFO access, fSCK cannot be
higher than fref/4, where fref is the crystal
oscillator frequency. If the duty cycle of
the clock signal is not 50%, the shorter
period of the clock pulse should be at
least 2/fref.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com