поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CDCM7005 датащи(PDF) 28 Page - Texas Instruments

номер детали CDCM7005
подробное описание детали  3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

CDCM7005 датащи(HTML) 28 Page - Texas Instruments

Back Button CDCM7005_13 Datasheet HTML 24Page - Texas Instruments CDCM7005_13 Datasheet HTML 25Page - Texas Instruments CDCM7005_13 Datasheet HTML 26Page - Texas Instruments CDCM7005_13 Datasheet HTML 27Page - Texas Instruments CDCM7005_13 Datasheet HTML 28Page - Texas Instruments CDCM7005_13 Datasheet HTML 29Page - Texas Instruments CDCM7005_13 Datasheet HTML 30Page - Texas Instruments CDCM7005_13 Datasheet HTML 31Page - Texas Instruments CDCM7005_13 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 45 page
background image
T0065-01
ReferenceClock
VCXOClock
Y-Outputdiv4
Y-Outputdiv4
(90degshift)
Y-Outputdiv8
(90degshift)
90deg
90deg
Y-Outputdiv8
90deg
90deg
LVCMOSOutputs
LVPECL Outputs
B0058-01
PECL
Input
VCXO_IN
VCXO_IN
P Divider
÷3
÷4
÷6
/8
÷8
÷16
÷1
÷2
÷4
÷8
P16-Div
CDCM7005
SCAS793E – JUNE 2005 – REVISED FEBRUARY 2013
www.ti.com
Differential LVPECL Outputs and Single-Ended LVCMOS Outputs
The CDCM7005 supports up to 5 × LVPECL outputs or 10 × LVCMOS/LVTTL outputs or any combination of
these. The single-ended LVCMOS outputs are arranged in pairs which mean both outputs of a LVCMOS pair
have the same frequency but can separately be disabled or inverted. The power up output arrangement is five
LVPECL (default setting).
The LVPECL outputs are designed to terminate in to a 50-
Ω load to VCC – 2 V. The LVCMOS outputs supports
the standard LVCMOS load (see Figure 12). The LVPECL and LVCMOS outputs can be enabled (normal
operation) or disabled (3-state).
In addition, the output phase can be shifted by 90 degrees when using the additional div-by-4 or div-by-8 mode
of the P16-Div (see Figure 20). In the default mode (after power up), the div-by-16 mode of the P16-Div is active.
To change it to a 90 degree phase shift, bit 30 or bit 31 of word 1 has to be programmed accordingly. The P 16-
Div has to be selected via the dedicated YxMUX to obtain the 90 degree phase shift. The outputs are switched in
pairs. When selecting the 90 degree phase shift mode, the div-by-16 functions will no longer be available. The 90
degree phase shifted signal is lagging to the non-shifted signal.
Figure 20. 90 Degree Phase Shift Option of P-Divider
The following diagram shows the LVCMOS and LVPECL output signal when 90 degree phase shift is on.
Figure 21. Output Switching Diagram
28
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links :CDCM7005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com