поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9954/PCBZ1 датащи(PDF) 19 Page - Analog Devices

номер детали AD9954/PCBZ1
подробное описание детали  400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9954/PCBZ1 датащи(HTML) 19 Page - Analog Devices

Back Button AD9954/PCBZ1 Datasheet HTML 15Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 16Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 17Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 18Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 19Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 20Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 21Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 22Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 40 page
background image
AD9954
Rev. B | Page 19 of 40
FTW0
SINGLE-TONE
MODE
LINEAR SWEEP MODE
AT POINT A: LOAD RISING RAMP RATE REGISTER, APPLY RISING DFTW.
AT POINT B: LOAD FALLING RAMP RATE REGISTER, APPLY FALLING DFTW.
PS<0> = 1
PS<0>= 0
PS<0> =0
TIME
FTW1
A
B
fOUT
Figure 21. Linear Sweep Frequency Plan
FTW0
SINGLE-TONE
MODE
LINEAR SWEEP MODE ENABLE–NO DWELL BIT SET
FTW1
AA
A
B
BB
fOUT
TIME
PS<0> = 1 PS<0> = 0
PS<0> = 0
PS<0> = 1
PS<0> = 1
PS<0> = 0
Figure 22. Linear Sweep Using No-Dwell Frequency Plan
Linear Sweep No-Dwell Feature
See CFR1<2> in the register maps (see Table 12 and Table 13)
for general details of the no-dwell mode. Figure 22 depicts the
linear sweep mode operation when the linear sweep no-dwell
bit is set. The Label A points indicate where a rising edge on
PS0 is detected; the Label B points indicate where the AD9954
has determined fOUT has reached the terminal frequency and
automatically returns to the starting frequency. Note that in this
mode, only sweeps from FTW0 to FTW1 using the positive
linear sweep control word are supported. Toggling PS0 from 1
to 0 neither initiates a falling sweep when the no-dwell bit is set,
nor interrupts a positive sweep already underway.
Resetting the Ramp Rate Timer
The ramp timer can be reset before reaching a count of 1 by
three methods.
Method one is by changing the PS0 input pin. When the PS0
input pin toggles from 0 to 1, the RSRRW value is loaded into
the ramp rate timer, which then proceeds to countdown as
normal. When the PS0 input pin toggles from 0 to 1, the falling
sweep ramp rate word (FSRRW) value is loaded into the ramp
rate timer, which then proceeds to countdown as normal.
The second method uses the LOAD SRR @ I/O UD bit
(CFR1<15>), see Table 12 for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com