PIC24FJ256GA110_10 datasheet(56/330 Pages) MICROCHIP

56 / 330 page

PIC24FJ256GA110 FAMILY

DS39905E-page 56

 2010 Microchip Technology Inc.

4.3.3

READING DATA FROM PROGRAM

MEMORY USING PROGRAM SPACE

VISIBILITY

The upper 32 Kbytes of data space may optionally be

mapped into any 16K word page of the program space.

This provides transparent access of stored constant

data from the data space without the need to use

special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if

the Most Significant bit (MSb) of the data space EA is ‘1’

and program space visibility is enabled by setting the

PSV bit in the CPU Control (CORCON<2>) register. The

location of the program memory space to be mapped

into the data space is determined by the Program Space

Visibility Page Address (PSVPAG) register. This 8-bit

16K words in program space. In effect, PSVPAG func-

tions as the upper 8 bits of the program memory

address, with the 15 bits of the EA functioning as the

lower bits. Note that by incrementing the PC by 2 for

each program memory word, the lower 15 bits of data

space addresses directly map to the lower 15 bits in the

corresponding program space addresses.

Data reads to this area add an additional cycle to the

instruction being executed, since two program memory

fetches are required.

Although each data space address, 8000h and higher,

maps directly into a corresponding program memory

address (see Figure 4-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The

upper 8 bits of any program space locations used as

data should be programmed with ‘1111

1111

’ or

‘0000 0000’ to force a NOP. This prevents possible

issues should the area of code ever be accidentally

executed.

For operations that use PSV and are executed outside

a REPEAT loop, the MOV and MOV.D instructions will

require one instruction cycle in addition to the specified

execution time. All other instructions will require two

instruction cycles in addition to the specified execution

time.

For operations that use PSV which are executed inside

a REPEAT loop, there will be some instances that

require two instruction cycles in addition to the

specified execution time of the instruction:

• Execution in the first iteration

• Execution in the last iteration

• Execution prior to exiting the loop due to an

interrupt

• Execution upon re-entering the loop after an

interrupt is serviced

Any other iteration of the REPEAT loop will allow the

instruction accessing data, using PSV, to execute in a

single cycle.

FIGURE 4-7:

PROGRAM SPACE VISIBILITY OPERATION

Note:

PSV access is temporarily disabled during

table reads/writes.

PSVPAG

Data Space

Program Space

0000h

8000h

FFFFh

000000h

800000h

010000h

018000h

When CORCON<2> = 1 and EA<15> = 1:

PSV Area

The data in the page

designated by PSV-

PAG is mapped into

the upper half of the

data memory

space....

Data EA<14:0>

...while the lower

15 bits of the EA

specify an exact

address within the

PSV area. This

corresponds exactly to

the same lower 15 bits

of the actual program

space address.

PIC24FJ256GA110 датащи(PDF) 56 Page - Microchip Technology

PIC24FJ256GA110 датащи(HTML) 56 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL