| поискавой системы для электроныых деталей |
|
WM8523GEFL/V датащи(PDF) 32 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8523GEFL/V датащи(HTML) 32 Page - Wolfson Microelectronics plc |
|
32 / 51 page ![]() WM8523 Production Data w PD, Rev 4.1, August 2011 32 HARDWARE CONTROL INTERFACE The WM8523 can be controlled in hardware mode or in software modes. In hardware mode, the device is configured according to logic levels applied to hardware pins. Hardware control mode is selected by leaving CIFMODE pin open-circuit (high-impedance). When hardware mode is selected, the associated multi-function control pins are defined as described in Table 22. PIN NAME PIN NAME PIN NUMBER DESCRIPTION TSSOP QFN ZFLAG 7 24 Zero Flag Output 0 = Normal operation 1 = Infinite zero detect is triggered or mute is applied DEEMPH 12 5 De-emphasis Filter Select 0 = Filter disabled 1 = Filter enabled AIFMODE0 13 6 AIFMODE1 0 0 1 1 AIFMODE0 0 1 0 1 FORMAT 24-bit Left Justified 24-bit I2S 16-bit Right Justified 24-bit Right Justified AIFMODE1 14 7 MUTE ¯¯¯¯¯ 15 8 Mute Control 0 = Mute 1 = Normal operation CIFMODE 16 9 Control Interface Mode 0 = I2C Mode 1 = SPI Mode Z = Hardware Mode Table 22 Hardware Control Pin Configuration DE-EMPHASIS A digital de-emphasis filter may be applied to the DAC output when the sampling frequency is 44.1kHz. Operation at 48kHz and 32kHz is also possible, but with an increase in the error from the ideal response. Details of the de-emphasis filter characteristic for 32kHz, 44.1kHz and 48kHz can be seen in Figure 31 to Figure 36. MUTE In hardware mode, the MUTE ¯ ¯ ¯ ¯ ¯ pin controls the DAC mute to both left and right channels. When the mute is asserted a softmute is applied to ramp the signal down, with the ramp rate related to the sample rate as defined in Table 15 on page 30. Once mute is achieved, the ZFLAG is asserted. When the mute is de-asserted the signal returns to full scale in one step and the ZFLAG is de-asserted. ZERO DETECT The zero detect function in hardware mode will assert the ZFLAG pin high when 1024 zero count samples are input to the digital audio interface. Additionally, the ZFLAG is asserted when the device is muted using the MUTE ¯¯¯¯¯ pin and also until the device comes out of reset. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |