 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
WM8523GEFL/V датащи(PDF) 11 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8523GEFL/V датащи(HTML) 11 Page - Wolfson Microelectronics plc |
|
|
11 / 51 page  Production Data WM8523 w PD, Rev 4.1, August 2011 11 SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK TIMING Figure 1 System Clock Timing Requirements Test Conditions LINEVDD=AVDD=2.97~3.63V, LINEGND=AGND=0V, TA=+25°C PARAMETER SYMBOL MIN TYP MAX UNIT Master Clock Timing Information MCLK cycle time tMCLKY 27 500 ns MCLK high time tMCLKH 11 ns MCLK low time tMCLKL 11 ns MCLK duty cycle (tMCLKH/tMCLKL) 40:60 60:40 % AUDIO INTERFACE TIMING – MASTER MODE Figure 2 Master Mode Digital Audio Data Timing Test Conditions LINEVDD=AVDD=2.97~3.63, LINEGND=AGND=0V, TA=+25°C, Master Mode PARAMETER SYMBOL MIN TYP MAX UNIT Audio Data Input Timing Information LRCLK propagation delay from BCLK falling edge tDL 4 16 ns DACDAT setup time to BCLK rising edge tDST 22 ns DACDAT hold time to BCLK falling edge tDHT 25 ns Table 1 Master Mode Audio Interface Timing |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
