VLDO1

A1

VINLDO1

A2

VINLDO2

A3

VLDO2

A4

VIN1

C1

PWM

B2

MODE

B3

VIN2

C4

PGND1

D1

FB1

C2

FB2

C3

PGND2

D4

L1

D2

ISINK

B1

L2

D3

A1

A2

A3

A4

Vcc

B4

TPS65708

SLVSAE1A

– OCTOBER 2010 – REVISED FEBRUARY 2011

www.ti.com

PIN ASSIGNMENTS

YZH PACKAGE

(BOTTOM VIEW)

Pin Functions for Chip Scale Version (YZH Package)

PIN

I/O

DESCRIPTION

NAME

NO.

VCC

B4

I

Supply Input for internal reference, has to be connected to VIN1 and VIN2

PGND1

D1

Power ground

PGND2

D4

Power ground

VIN1

C1

I

VIN2

C4

I

L1

D2

O

FB1

C2

I

L2

D3

O

FB2

C3

I

VLDO1

A1

O

Output voltage from LDO1

VLDO2

A4

O

Output voltage from LDO2

VINLDO1

A2

I

Input voltage pin for LDO1

VINLDO2

A3

I

Input voltage pin for LDO2

Set low to enable Power Save Mode. Pulling this PIN to high forces the device to operate in PWM mode

MODE

B3

I

over the whole load range.

ISINK

B1

O

Open drain current sink; connect to the cathode of a LED

PWM

B2

I

Input for LED PWM dimming

(1)

VCC must be the highest input voltage for the device to operate correctly.

(2)

VIN1/VIN2 must be connected to VCC

6

Submit Documentation Feedback

© 2010–2011, Texas Instruments Incorporated

Product Folder Link(s) :TPS65708