MPC5125 datasheet(69/94 Pages) FREESCALE

69 / 94 page

Electrical and Thermal Characteristics

MPC5125 Microcontroller Data Sheet, Rev. 4

Freescale Semiconductor

4.3.11

DIU

The DIU is a display controller designed to manage the TFT LCD display.

4.3.11.1

Interface to TFT LCD Panels, Functional Description

Figure 33 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure signals are shown with

positive polarity. The sequence of events for active matrix interface timing is:

•

DIU_CLK latches data into the panel on its positive edge (when positive polarity is selected). In active mode,

DIU_CLK runs continuously. This signal frequency could be from 5 to 66 MHz depending on the panel type.

•

DIU_HSYNC causes the panel to start a new line. It always encompasses at least one DIU_CLK pulse.

•

DIU_VSYNC causes the panel to start a new frame. It always encompasses at least one DIU_HSYNC pulse.

•

DIU_DE acts like an output enable signal to the LCD panel. This output enables the data to be shifted onto the display.

When disabled, the data is invalid and the trace is off.

Figure 33. Interface Timing Diagram for TFT LCD Panels

4.3.11.2

Interface to TFT LCD Panels, Electrical Characteristics

Figure 34 depicts the horizontal timing (timing of one line), including the horizontal sync pulse and the data. All parameters

shown in the diagram are programmable. This timing diagram corresponds to positive polarity of the DIU_CLK signal

(meaning the data and sync signals change at its rising edge) and active-high polarity of the DIU_HSYNC, DIU_VSYNC, and

DIU_DE signal. Signal polarity of DIU_HSYNC and DIU_VSYNC are selectable via the SYN_POL register, whether

active-high or active-low. The default is active-high. The DIU_DE signal is always active-high. Also, pixel clock inversion and

a flexible programmable pixel clock delay are also supported, programmed via the DIU Clock Config register (DCCR) in the

system clock module.

4 In card identification mode, card clock must be 100 kHz ~ 400 kHz, voltage ranges from 2.7 to 3.6 V.

5 Suggested Clock Period = T, CLK_DIVIDER (in SDHC Clock Rate register) = D, then TH = [(D + 1)/2] / (D + 1)

T where [] is

round.

DIU_LD[23:0]

DIU_CLK

DIU_DE

DIU_HSYNC

DIU_VSYNC

LINE 1

LINE 2

LINE 3

LINE 4

LINE n-1

LINE n

m-1

MPC5125 датащи(PDF) 69 Page - Freescale Semiconductor, Inc

MPC5125 датащи(HTML) 69 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

датащи скачать

ссылки URL