поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MSC8156 датащи(PDF) 58 Page - Freescale Semiconductor, Inc

номер детали MSC8156
подробное описание детали  Six-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8156 датащи(HTML) 58 Page - Freescale Semiconductor, Inc

Back Button MSC8156 Datasheet HTML 54Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 55Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 56Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 57Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 58Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 59Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 60Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 61Page - Freescale Semiconductor, Inc MSC8156 Datasheet HTML 62Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 68 page
background image
MSC8156 Six-Core Digital Signal Processor Data Sheet, Rev. 1
Hardware Design Considerations
Freescale Semiconductor
58
3.5.1
DDR Memory Related Pins
This section discusses the various scenarios that can be used with either of the MSC8156 DDR ports.
Note:
The signal names in Table 40, Table 41 and Table 42 are generic names for a DDR SDRAM interface. For actual pin
names refer to Table 1.
3.5.1.1
DDR Interface Is Not Used
Table 40. Connectivity of DDR Related Pins When the DDR Interface Is Not Used
Signal Name
Pin Connection
MDQ[0–63]
NC
MDQS[7–0]
NC
MDQS[7–0]
NC
MA[15–0]
NC
MCK[0–2]
NC
MCK[0–2]
NC
MCS[1–0]
NC
MDM[7–0]
NC
MBA[2–0]
NC
MCAS
NC
MCKE[1–0]
NC
MODT[1–0]
NC
MMDIC[1–0]
NC
MRAS
NC
MWE
NC
MECC[7–0]
NC
MDM8
NC
MDQS8
NC
MDQS8
NC
MAPAR_OUT
NC
MAPAR_IN
NC
MVREF3
NC
GVDD1/GVDD23
NC
Notes:
1.
For the signals listed in this table, the initial M stands for M1 or M2 depending on which DDR controller is not used.
2.
If the DDR controller is not used, disable the internal DDR clock by setting the appropriate bit in the System Clock Control
Register (SCCR) and put all DDR I/O in sleep mode by setting DRx_GCR[DDRx_DOZE] (for DDR controller x). See the
Clocks and General Configuration Registers chapters in the MSC8156 Reference Manual for details.
3.
For MSC8156 Revision 1 silicon, these pins were connected to GND. For newer revisions of the MSC8156, connecting these
pins to GND increases device power consumption.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com