поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADS5400IPZP датащи(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
номер детали ADS5400IPZP
подробное описание детали  12-Bit, 1-GSPS Analog-to-Digital Converter
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

ADS5400IPZP датащи(HTML) 7 Page - Texas Instruments

Back Button ADS5400IPZP Datasheet HTML 3Page - Texas Instruments ADS5400IPZP Datasheet HTML 4Page - Texas Instruments ADS5400IPZP Datasheet HTML 5Page - Texas Instruments ADS5400IPZP Datasheet HTML 6Page - Texas Instruments ADS5400IPZP Datasheet HTML 7Page - Texas Instruments ADS5400IPZP Datasheet HTML 8Page - Texas Instruments ADS5400IPZP Datasheet HTML 9Page - Texas Instruments ADS5400IPZP Datasheet HTML 10Page - Texas Instruments ADS5400IPZP Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 50 page
background image
ADS5400
www.ti.com
SLAS611B – OCT 2009 – REVISED MARCH 2010
TIMING CHARACTERISTICS
(1)
(continued)
Typical values at TA = 25°C, Min and Max values over full temperature range TMIN = –40°C to TMAX = 85°C, sampling rate = 1
GSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 1.5 VPP differential clock (unless otherwise
noted)
PARAMETER
TEST CONDITIONS/NOTES
MIN
TYP
MAX
UNIT
(tCLK/2) -
tSU-SBM
(3)
Setup time, single bus mode
Data valid to CLKOUT edge, 50% CLKIN duty cycle
290p
s
185p
CLKOUT edge to Data invalid, 50% CLKIN duty
(tCLK/2) -
tH-SBM
Hold time, single bus mode
410p
s
cycle
65p
tSU-DBM
Setup time, dual bus mode
Data valid to CLKOUT edge, 50% CLKIN duty cycle
550p
tCLK - 425p
s
CLKOUT edge to Data invalid, 50% CLKIN duty
tH-DBM
Hold time, dual bus mode
1150p
tCLK + 175p
s
cycle
tr
LVDS rise time
400
ps
Mmeasured 20% to 80%
tf
LVDS output fall time
400
ps
LVDS INPUT TIMING (RESETIN)
tRSU
RESET setup time
RESETP going HIGH to CLKINP going LOW
300
ps
tRH
RESET hold time
CLKINP going LOW to RESETP going LOW
300
ps
RESET input capacitance
Differential
1
pF
RESET input current
±1
µA
SERIAL INTERFACE TIMING
tS-SDENB
Setup time, serial enable
SDENB falling to SCLK rising
20
ns
tH-SDENB
Hold time, serial enable
SCLK falling to SENDB rising
25
ns
tS-SDIO
Setup time, SDIO
SDIO valid to SCLK rising
10
ns
tH-SDIO
Hold time, SDIO
SCLK rising to SDIO transition
10
ns
fSCLK
Frequency
10
MHz
tSCLK
SCLK period
100
ns
tSCLKH
Minimum SCLK high time
40
ns
tSCLKL
Minimum SCLK low time
40
ns
tr
Rise time
10pF
10
ns
tf
Fall time
10pF
10
ns
Data output (SDO/SDIO) delay after SCLK falling,
tDDATA
Data output delay
75
ns
10pF load
(3)
In single bus mode at 1GSPS (1ns clock), the minimum output setup/hold times over process and temperature provide a minimum
700ps of data valid window, with 300ps of uncertainity.
Copyright © 2009–2010, Texas Instruments Incorporated
7
Product Folder Link(s): ADS5400



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com