SPMC68CK338CPV14 datasheet(85/133 Pages) FREESCALE

85 / 133 page

MC68CK338

MOTOROLA

MC68CK338TS/D

IARB[2:0] — Interrupt Arbitration Field

This bit field and the IARB3 bit within each submodule provide 15 different interrupt arbitration numbers

that can be used to arbitrate between interrupt requests occurring on the IMB with the same interrupt

priority level.

The IARB field defaults to zero on reset, preventing the module from arbitrating during an IACK cycle.

If no arbitration takes place during the IACK cycle, the SIML generates a spurious interrupt, indicating

to the system that the interrupt arbitration number has not been initialized.

The CTM6 allows two different arbitration numbers to be used by providing each submodule with its own

IARB3 bit (which can be set or cleared in software). Once IARB[2:0] are assigned in the BIUSM, they

apply to all CTM6 interrupt requests. Therefore, CTM6 submodule interrupts can be prioritized with re-

quests from other modules at the same interrupt level. IARB[2:0] are cleared by reset.

Bits[7:6], [4:1] — Not Implemented

TBRS1, TBRS0 — Time Base Register Bus Select Bits

These bits specify which time base bus is accessed when the time base register (BIUTBR) is read. Re-

fer to Table 48.

BIUTEST — BIUSM Test Register

$YFF402

BIUTEST is used during factory testing of the CTM6. Accesses to BIUTEST must be made while the

MCU is in test mode.

BIUTBR is a read-only register used to read the value present on one of the time base buses. The time

base bus being accessed is determined by TBRS1 and TBRS0 in BIUMCR. Writing to BIUTBR has no

effect during normal operation.

6.5 Counter Prescaler Submodule (CPSM)

The counter prescaler submodule (CPSM) is a programmable divider system that provides the CTM6

counters with a choice of six clock signals (PCLKx) derived from the sixth frequency MCU system clock

(fsys). Five of these frequencies are derived from a fixed divider chain. The divide ratio is software se-

lectable from a choice of four divide ratios.

The CPSM is contained within the BIUSM. Figure 19 shows a block diagram of the CPSM.

Table 48 Time Base Register Bus Select Bits

TBRS1

TBRS0

Time Base Bus

TBB1

TBB2

TBB3

TBB4

BIUTBR — BIUSM Time Base Register

$YFF404

RESET:

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMC68CK338CPV14 датащи(PDF) 85 Page - Freescale Semiconductor, Inc

SPMC68CK338CPV14 датащи(HTML) 85 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL