поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCF85133U/2DA/1 датащи(PDF) 12 Page - NXP Semiconductors

номер детали PCF85133U/2DA/1
подробное описание детали  Universal LCD driver for low multiplex rates
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF85133U/2DA/1 датащи(HTML) 12 Page - NXP Semiconductors

Back Button PCF85133U/2DA/1 Datasheet HTML 8Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 9Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 10Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 11Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 12Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 13Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 14Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 15Page - NXP Semiconductors PCF85133U/2DA/1 Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 41 page
background image
PCF85133_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 1 — 17 February 2009
12 of 41
NXP Semiconductors
PCF85133
Universal LCD driver for low multiplex rates
7.5 Oscillator
The internal logic and the LCD drive signals of the PCF85133 are timed by a frequency fclk
which either is derived from the built-in oscillator frequency fosc:
(4)
or equals an external clock frequency fclk(ext):
(5)
7.5.1 Internal clock
The internal oscillator is enabled by connecting pin OSC to VSS. In this case the output
from pin CLK provides the clock signal for cascaded PCF85133s in the system. After
power-up, pin SDA must be HIGH to guarantee that the clock starts.
7.5.2 External clock
Connecting pin OSC to VDD enables an external clock source. Pin CLK then becomes the
external clock input.
A clock signal must always be supplied to the device; removing the clock may freeze the
LCD in a DC state.
7.6 Timing
The clock frequency fclk determines the LCD frame frequency ffr and is calculated as
follows:
(6)
The internal clock frequency fclk can be selected using pin FF. As a result 2 frame
frequencies are available: 82 Hz or 110 Hz (typical), see Table 6.
The timing of the PCF85133 organizes the internal data flow of the device. This includes
the transfer of display data from the display RAM to the display segment outputs. In
cascaded applications, the synchronization signal (SYNC) maintains the correct timing
relationship between all the PCF85133s in the system.
7.7 Display register
The display register holds the display data while the corresponding multiplex signals are
generated. There is a one-to-one relationship between the data in the display register, the
LCD segment outputs and one column of the display RAM.
f
clk
f
osc
64
----------
=
f
clk
f
clk ext
()
=
Table 6.
LCD frame frequencies
Pin FF tied to
Typical clock frequency (Hz)
LCD frame frequency (Hz)
VDD
1970
82
VSS
2640
110
f
fr
f
clk
24
---------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com