CS61884 datasheet(44/71 Pages) CIRRUS

44 / 71 page

CS61884

DS485F1

channel or channels. To enable the AWG function

for a specific channel or channels the correspond-

ing bit(s) in the AWG Enable Register (19h) (See

Section 14.26 on page 40) must be set to “1”. When

the corresponding bit(s) in the AWG Enable Regis-

ter are set to “0” pre-programmed pulse shapes are

selected for transmission.

In order to access and write data for a customized

pulse shape to a specific channel or channels, the

following steps are required. First the desired chan-

nel and phase sample addresses must be written to

the AWG Phase Data Register (18h) (See Section

14.25 on page 40). Once the channel and phase

sample address have been selected, the actual phase

sample data may be entered into the AWG Phase

Data Register at the selected phase sample address

selected by the lower five bits of the AWG Phase

Address Register (17h) (See Section 14.24 on

page 40)).

To change the phase sample address of the selected

channel the user may use either of the following

steps. First, the user can re-write the phase sample

address to the AWG Phase Address Register or set

the Auto-Increment bit (Bit 7) in the Global Con-

trol Register (0Fh) (See Section 14.16 on

page 38)) to “1”. When this bit is set to “1” only the

first phase sample address (00000 binary) needs to

be written to the AWG Phase Address Register

(17h) (See Section 14.24 on page 40), and each

subsequent access (read or write) to the AWG

Phase Data Register (18h) (See Section 14.25 on

page 40) will automatically increment the phase

sample address. The channel address, however, re-

mains unaffected by the Auto-Increment mode.

Since the number of phase samples forming the

customized pulse shape varies with the mode of op-

eration (E1/T1/J1), the AWG Phase Address Reg-

ister (17h) (See Section 14.24 on page 40) needs to

be re-written in order to re-start the phase sample

address sequence from zero.

The AWG Broadcast function allows the same data

to be written to different channels simultaneously.

This is done with the use of the AWG Broadcast

each bit in the AWG Broadcast Register corre-

sponds to a different channel (bit 0 is channel 0, and

bit 3 is channel 3 & etc.).

To write the same pulse shaping data to multiple

channels, simple set the corresponding bit to “1” in

the AWG Broadcast Register (16h) (See Section

14.23 on page 40). This function only requires that

one of the eight channel addresses be written to the

AWG Phase Address Register (17h) (See Section

14.24 on page 40). During an AWG read sequence,

the bits in the AWG Broadcast Register are ig-

nored. During an AWG write sequence, the select-

ed channel or channels are specified by both the

channel address specified by the upper bits of the

AWG Phase Address Register (17h) (See Section

14.24 on page 40) and the selected channel or chan-

nels in the AWG Broadcast Register (16h) (See

Section 14.23 on page 40).

During a multiple channel write the first channel

that is written to, is the channel that was address by

the AWG Phase Address Register. This channel’s

bit in the AWG Broadcast Register can be set to ei-

ther “1” or “0”. For a more descriptive explanation

of how to use the AWG refer to the “How To Use

The CS61880/CS61884 Arbitrary Waveform Gen-

erator” application note AN204.

CS61884 датащи(PDF) 44 Page - Cirrus Logic

CS61884 датащи(HTML) 44 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

датащи скачать

ссылки URL