CS61884 datasheet(46/71 Pages) CIRRUS

46 / 71 page

CS61884

DS485F1

16.1.4 Select-DR-Scan

This is a temporary controller state.

16.1.5 Capture-DR

In this state, the Boundary Scan Register captures

input pin data if the current instruction is EXTEST

or SAMPLE/PRELOAD.

16.1.6 Shift-DR

In this controller state, the active test data register

connected between TDI and TDO, as determined

by the current instruction, shifts data out on TDO

on each rising edge of TCK.

16.1.7 Exit1-DR

This is a temporary state. The test data register se-

lected by the current instruction retains its previous

value.

16.1.8 Pause-DR

The pause state allows the test controller to tempo-

rarily halt the shifting of data through the current

test data register.

16.1.9 Exit2-DR

This is a temporary state. The test data register se-

lected by the current instruction retains its previous

value.

16.1.10 Update-DR

The Boundary Scan Register is provided with a

latched parallel output to prevent changes while

data is shifted in response to the EXTEST and

SAMPLE/PRELOAD instructions. When the TAP

controller is in this state and the Boundary Scan

output of this register from the shift-register path

on the falling edge of TCK. The data held at the

latched parallel output changes only in this state.

Test-Logic-Reset

Run-Test/Idle

Select-DR-Scan

Capture-DR

Shift-DR

Exit1-DR

Pause-DR

Exit2-DR

Update-DR

Select- IR-Scan

Capture- IR

Shift- IR

Exit1- IR

Pause- IR

Exit2- IR

Update- IR

Figure 16. TAP Controller State Diagram

CS61884 датащи(PDF) 46 Page - Cirrus Logic

CS61884 датащи(HTML) 46 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

датащи скачать

ссылки URL