CS61884 datasheet(11/71 Pages) CIRRUS

11 / 71 page

CS61884

DS485F1

MUX/BITSEN0

Multiplexed Interface/Bits Clock Select

Host Mode -This pin configures the microprocessor inter-

face for multiplexed or non-multiplexed operation.

Hardware mode - This pin is used to enable channel 0 as

a G.703 BITS Clock recovery channel (Refer to BUILDING

INTEGRATED TIMING SYSTEMS (BITS) CLOCK MODE

(See Section 8 on page 23). Channel 1 through 7 are not

affected by this pin during hardware mode. During host

mode the G.703 BITS Clock recovery function is enabled by

the Bits Clock Enable Register (1Eh) (See Section 14.31

on page 41).

NOTE: The MUX pin only controls the BITS Clock function in

Hardware Mode

INT

K13

Interrupt Output

This active low output signals the host processor when one

of the CS61884’s internal status register bits has changed

state. When the status register is read, the interrupt is

cleared. The various status changes that would force INT

active are maskable via internal interrupt enable registers.

NOTE: This pin is an open drain output and requires a 10 k

Ω

pull-up resistor.

RDY/ACK/SDO

K14

Data Transfer Acknowledge/Ready/Serial Data Output

Intel Parallel Host Mode - During a read or write register

access, RDY is asserted “Low” to acknowledge that the de-

vice has been accessed. An asserted “High” acknowledges

that data has been written or read. Upon completion of the

bus cycle, this pin High-Z.

Motorola Parallel Host Mode - During a data bus read

operation this pin “ACK” is asserted “High” to indicate that

data on the bus is valid. An asserted “Low” on this pin dur-

ing a write operation acknowledges that a data transfer to

the addressed register has been accepted. Upon comple-

tion of the bus cycle, this pin High-Z.

NOTE: Wait state generation via RDY/ACK is disabled in

RZ mode (No Clock Recovery).

Serial Host Mode - When the microprocessor interface is

configured for serial bus operation, “SDO” is used as a seri-

al data output. This pin is forced into a high impedance

state during a serial write access. The CLKE pin controls

whether SDO is valid on the rising or falling edge of SCLK.

Upon completion of the bus cycle, this pin High-Z.

Hardware Mode - This pin is not used and should be left

open.

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

Table 2. Mux/Bits Clock Selection

Pin State

Parallel Host Mode

Hardware Mode

HIGH

multiplexed

BITS Clock ON

LOW

non multiplexed

BITS Clock OFF

CS61884 датащи(PDF) 11 Page - Cirrus Logic

CS61884 датащи(HTML) 11 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

датащи скачать

ссылки URL