поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8141CFT/V датащи(PDF) 25 Page - Wolfson Microelectronics plc

номер детали WM8141CFT/V
подробное описание детали  12-bit 6MSPS CIS/CCD Analogue Front End/Digitiser
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8141CFT/V датащи(HTML) 25 Page - Wolfson Microelectronics plc

Back Button WM8141CFT/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 29Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 31 page
background image
Production Data
WM8141
WOLFSON MICROELECTRONICS LTD
PD Rev 3.0 October 2000
25
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
0
VSMPDET
0
0 = Normal operation, signal on VSMP input pin is applied directly to Timing
Control block.
1 = Programmable VSMP detect circuit is enabled. An internal
synchronisation pulse is generated from signal applied to VSMP input pin
and is applied to Timing Control block.
3:1
VDEL[2:0]
000
When VSMPDET = 0 these bits have no effect.
When VSMPDET = 1 these bits set a programmable delay from the
detected edge of the signal applied to the VSMP pin. The internally
generated pulse is delayed by VDEL MCLK periods from the detected edge.
See Figure 16 Internal VSMP Pulses Generated by Programmable VSMP
Detect Circuit, for details.
Setup
Register 5
4
POSNNEG
0
When VSMPDET = 0 this bit has no effect.
When VSMPDET = 1 this bit controls whether positive or negative edges
are detected:
0 = Negative edge on VSMP pin is detected and used to generate internal
timing pulse.
1 = Positive edge on VSMP pin is detected and used to generate internal
timing pulse.
See Figure 15 for further details.
Setup
Register 6
3:0
SELDIS[3:0]
0
Selective power disable register - activated when SELPD = 1.
Each bit disables respective function when 1, enabled when 0.
SELDIS[0] = Red CDS, PGA
SELDIS[1] = Green CDS, PGA
SELDIS[2] = Blue CDS, PGA
SELDIS[3] = ADC
Table 7 Register Control Bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com