ATmega32HVB datasheet(198/273 Pages) ATMEL

198 / 273 page

198

8042A–AVR–07/09

ATmega16HVB/32HVB

29.8.3

Performing a Page Write

To execute Page Write, set up the address in the Z-pointer, write “X0000101” to SPMCSR and

execute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 is ignored.

The page address must be written to PCPAGE. Other bits in the Z-pointer will be ignored during

this operation.

• Page Write to the RWW section: The NRWW section can be read during the Page Write.

• Page Write to the NRWW section: The CPU is halted during the operation.

29.8.4

Using the SPM Interrupt

If the SPM interrupt is enabled, the SPM interrupt will generate a constant interrupt when the

SPMEN bit in SPMCSR is cleared. This means that the interrupt can be used instead of polling

the SPMCSR Register in software. When using the SPM interrupt, the Interrupt Vectors should

be moved to the BLS section to avoid that an interrupt is accessing the RWW section when it is

blocked for reading. How to move the interrupts is described in ”Interrupts” on page 52.

29.8.5

Consideration While Updating BLS

Special care must be taken if the user allows the Boot Loader section to be updated by leaving

Boot Lock bit11 unprogrammed. An accidental write to the Boot Loader itself can corrupt the

entire Boot Loader, and further software updates might be impossible. If it is not necessary to

change the Boot Loader software itself, it is recommended to program the Boot Lock bit11 to

protect the Boot Loader software from any internal software changes.

29.8.6

Prevent Reading the RWW Section During Self-Programming

During Self-Programming (either Page Erase or Page Write), the RWW section is always

blocked for reading. The user software itself must prevent that this section is addressed during

the self programming operation. The RWWSB in the SPMCSR will be set as long as the RWW

section is busy. During Self-Programming the Interrupt Vector table should be moved to the BLS

as described in ”Interrupts” on page 52, or the interrupts must be disabled. Before addressing

the RWW section after the programming is completed, the user software must clear the

RWWSB by writing the RWWSRE. See ”Simple Assembly Code Example for a Boot Loader” on

page 202 for an example.

29.8.7

Setting the Lock Bits by SPM

To set the Lock bits, write the desired data to R0, write “X0001001” to SPMCSR and execute

SPM within four clock cycles after writing SPMCSR.

See Table 30-2 on page 208 for how the different settings of the Lock bits affect the Flash

access.

If bits 5:0 in R0 are cleared (zero), the corresponding Lock bit will be programmed if an SPM

instruction is executed within four cycles after LBSET and SPMEN are set in SPMCSR. The Z-

pointer is don’t care during this operation, but for future compatibility it is recommended to load

the Z-pointer with 0x0001 (same as used for reading the lO

ck bits). For future compatibility it is

also recommended to set bits 7 and 6 in R0 to “1” when writing the Lock bits. When program-

ming the Lock bits the entire Flash can be read during the operation.

Bit

76543210

BLB12

BLB11

BLB02

BLB01

LB2

LB1

ATmega32HVB датащи(PDF) 198 Page - ATMEL Corporation

ATmega32HVB датащи(HTML) 198 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL