поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC05 датащи(PDF) 68 Page - Motorola, Inc

номер детали HC05
подробное описание детали  High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MOTOROLA [Motorola, Inc]
домашняя страница  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HC05 датащи(HTML) 68 Page - Motorola, Inc

Back Button HC05 Datasheet HTML 64Page - Motorola, Inc HC05 Datasheet HTML 65Page - Motorola, Inc HC05 Datasheet HTML 66Page - Motorola, Inc HC05 Datasheet HTML 67Page - Motorola, Inc HC05 Datasheet HTML 68Page - Motorola, Inc HC05 Datasheet HTML 69Page - Motorola, Inc HC05 Datasheet HTML 70Page - Motorola, Inc HC05 Datasheet HTML 71Page - Motorola, Inc HC05 Datasheet HTML 72Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 232 page
background image
MOTOROLA
5-6
MC68HC05X16
Rev. 1
MOTOROLA CAN MODULE (MCAN)
5
5.3.1
MCAN control register (CCNTRL)
This register may be read or written to by the MCU; only the RR bit is affected by the MCAN.
MODE — Undefined mode
This bit must never be set by the CPU as this would result in the transmit and receive buffers being
mapped out of memory. The bit is cleared on reset, and should be left in this state for normal
operation.
SPD — Speed mode
1 (set)
–
Slow – Bus line transitions from both ‘recessive’ to ‘dominant’ and
from ‘dominant’ to ‘recessive’ will be used for resynchronization.
0 (clear) –
Fast – Only transitions from ‘recessive’ to ‘dominant’ will be used for
resynchronization.
OIE — Overrun interrupt enable
1 (set)
–
Enabled – The CPU will get an interrupt request whenever the
Overrun Status bit gets set.
0 (clear) –
Disabled – The CPU will get no overrun interrupt request.
EIE — Error interrupt enable
1 (set)
–
Enabled – The CPU will get an interrupt request whenever the error
status or bus status bits in the CSTAT register change.
0 (clear) –
Disabled – The CPU will get no error interrupt request.
TIE — Transmit interrupt enable
1 (set)
–
Enabled – The CPU will get an interrupt request whenever a
message has been successfully transmitted, or when the transmit
buffer is accessible again following an ABORT command.
0 (clear) –
Disabled – The CPU will get no transmit interrupt request.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Reset
condition
State
on reset
MCAN control (CCNTRL)
$0020
MODE
SPD
OIE
EIE
TIE
RIE
RR
External reset 0u - u uuu1
RR bit set
0u - u uuu1
66



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com