TMS320F243 datasheet(94/116 Pages) TI

94 / 116 page

TMS320F243, TMS320F241

DSP CONTROLLERS

SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

external memory interface

read timings

switching characteristics over recommended operating conditions for an external memory

interface read (see Figure 38)

PARAMETER

MIN

MAX

UNIT

td(COL–CNTL)

Delay time, CLKOUT low to control valid

td(COL–CNTH) Delay time, CLKOUT low to control inactive

td(COL–A)RD

Delay time, CLKOUT low to address valid

td(COH–RDL)

Delay time, CLKOUT high to RD strobe active

td(COL–RDH)

Delay time, CLKOUT low to RD strobe inactive high

–4

td(COL–SL)

Delay time, CLKOUT low to STRB strobe active low

td(COL–SH)

Delay time, CLKOUT low to STRB strobe inactive high

th(A)COL

Hold time, address valid after CLKOUT low

–4

tsu(A)RD

Setup time, address valid before RD strobe active low

th(A)RD

Hold time, address valid after RD strobe inactive high

–1

timing requirements [H = 0.5tc(CO)] (see Figure 38)

MIN

MAX

UNIT

ta(A)

Access time, read data from address valid

2H–20

tsu(D)RD

Setup time, read data before RD strobe inactive high

th(D)RD

Hold time, read data after RD strobe inactive high

th(AIV-D)

Hold time, read data after address invalid

–3

TMS320F243 датащи(PDF) 94 Page - Texas Instruments

TMS320F243 датащи(HTML) 94 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL