поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

EP1C20F датащи(PDF) 39 Page - Altera Corporation

номер детали EP1C20F
подробное описание детали  Cyclone FPGA Family
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ALTERA [Altera Corporation]
домашняя страница  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1C20F датащи(HTML) 39 Page - Altera Corporation

Back Button EP1C20F Datasheet HTML 35Page - Altera Corporation EP1C20F Datasheet HTML 36Page - Altera Corporation EP1C20F Datasheet HTML 37Page - Altera Corporation EP1C20F Datasheet HTML 38Page - Altera Corporation EP1C20F Datasheet HTML 39Page - Altera Corporation EP1C20F Datasheet HTML 40Page - Altera Corporation EP1C20F Datasheet HTML 41Page - Altera Corporation EP1C20F Datasheet HTML 42Page - Altera Corporation EP1C20F Datasheet HTML 43Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 106 page
background image
Altera Corporation
2–33
May 2008
Preliminary
Global Clock Network and Phase-Locked Loops
Table 2–6 shows the PLL features in Cyclone devices. Figure 2–25 shows
a Cyclone PLL.
Figure 2–25. Cyclone PLL
Note (1)
Notes to Figure 2–25:
(1)
The EP1C3 device in the 100-pin TQFP package does not support external outputs or LVDS inputs. The EP1C6
device in the 144-pin TQFP package does not support external output from PLL2.
(2)
LVDS input is supported via the secondary function of the dedicated clock pins. For PLL 1, the
CLK0 pin’s secondary
function is
LVDSCLK1p and the CLK1 pin’s secondary function is LVDSCLK1n. For PLL 2, the CLK2 pin’s secondary
function is
LVDSCLK2p and the CLK3 pin’s secondary function is LVDSCLK2n.
(3)
PFD: phase frequency detector.
Table 2–6. Cyclone PLL Features
Feature
PLL Support
Clock multiplication and division
m/(n × post-scale counter) (1)
Phase shift
Down to 125-ps increments (2), (3)
Programmable duty cycle
Yes
Number of internal clock outputs
2
Number of external clock outputs
One differential or one single-ended (4)
Notes to Table 2–6:
(1)
The m counter ranges from 2 to 32. The n counter and the post-scale counters
range from 1 to 32.
(2)
The smallest phase shift is determined by the voltage-controlled oscillator (VCO)
period divided by 8.
(3)
For degree increments, Cyclone devices can shift all output frequencies in
increments of 45°. Smaller degree increments are possible depending on the
frequency and divide parameters.
(4)
The EP1C3 device in the 100-pin TQFP package does not support external clock
output. The EP1C6 device in the 144-pin TQFP package does not support external
clock output from PLL2.
Charge
Pump
VCO
PFD (3)
Loop
Filter
CLK0 or
LVDSCLK1p (2)
CLK1 or
LVDSCLK1n (2)
÷n
÷m
Δt
Δt
Global clock
Global clock
I/O buffer
÷g0
÷g1
÷e
VCO Phase Selection
Selectable at Each PLL
Output Port
Post-Scale
Counters



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com