поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

EP1C20F датащи(PDF) 3 Page - Altera Corporation

номер детали EP1C20F
подробное описание детали  Cyclone FPGA Family
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ALTERA [Altera Corporation]
домашняя страница  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1C20F датащи(HTML) 3 Page - Altera Corporation

  EP1C20F Datasheet HTML 1Page - Altera Corporation EP1C20F Datasheet HTML 2Page - Altera Corporation EP1C20F Datasheet HTML 3Page - Altera Corporation EP1C20F Datasheet HTML 4Page - Altera Corporation EP1C20F Datasheet HTML 5Page - Altera Corporation EP1C20F Datasheet HTML 6Page - Altera Corporation EP1C20F Datasheet HTML 7Page - Altera Corporation EP1C20F Datasheet HTML 8Page - Altera Corporation EP1C20F Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 106 page
background image
Altera Corporation
1–1
May 2008
Preliminary
1. Introduction
Introduction
The Cyclone® field programmable gate array family is based on a 1.5-V,
0.13-
μm, all-layer copper SRAM process, with densities up to
20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like
phase-locked loops (PLLs) for clocking and a dedicated double data rate
(DDR) interface to meet DDR SDRAM and fast cycle RAM (FCRAM)
memory requirements, Cyclone devices are a cost-effective solution for
data-path applications. Cyclone devices support various I/O standards,
including LVDS at data rates up to 640 megabits per second (Mbps), and
66- and 33-MHz, 64- and 32-bit peripheral component interconnect (PCI),
for interfacing with and supporting ASSP and ASIC devices. Altera also
offers new low-cost serial configuration devices to configure Cyclone
devices.
Features
The Cyclone device family offers the following features:
■
2,910 to 20,060 LEs, see Table 1–1
■
Up to 294,912 RAM bits (36,864 bytes)
■
Supports configuration through low-cost serial configuration device
■
Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards
■
Support for 66- and 33-MHz, 64- and 32-bit PCI standard
■
High-speed (640 Mbps) LVDS I/O support
■
Low-speed (311 Mbps) LVDS I/O support
■
311-Mbps RSDS I/O support
■
Up to two PLLs per device provide clock multiplication and phase
shifting
■
Up to eight global clock lines with six clock resources available per
logic array block (LAB) row
■
Support for external memory, including DDR SDRAM (133 MHz),
FCRAM, and single data rate (SDR) SDRAM
■
Support for multiple intellectual property (IP) cores, including
Altera® MegaCore® functions and Altera Megafunctions Partners
Program (AMPPSM) megafunctions.
Table 1–1. Cyclone Device Features (Part 1 of 2)
Feature
EP1C3
EP1C4
EP1C6
EP1C12
EP1C20
LEs
2,910
4,000
5,980
12,060
20,060
M4K RAM blocks (128
× 36 bits)
1317205264
C51001-1.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com