 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TC820CPL датащи(PDF) 8 Page - TelCom Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
TC820CPL датащи(HTML) 8 Page - TelCom Semiconductor, Inc |
|
|
8 / 22 page  3-156 TELCOM SEMICONDUCTOR, INC. 3-3/4 A/D CONVERTER WITH FREQUENCY COUNTER AND LOGIC PROBE TC820 GENERAL THEORY OF OPERATION Dual-Slope Conversion Principles The TC820 analog-to-digital converter operates on the principle of dual-slope integration. An understanding of the dual-slope conversion technique will aid the user in follow- ing the detailed TC820 theory of operation following this section. A conventional dual-slope converter measurement cycle has two distinct phases: (1) Input Signal Integration (2) Reference Voltage Integration (Deintegration) Referring to Figure 2, the unknown input signal to be converted is integrated from zero for a fixed time period (t INT), measured by counting clock pulses. A constant reference voltage of the opposite polarity is then integrated until the integrator output voltage returns to zero. The reference integration (deintegration) time (TDEINT) is then directly proportional to the unknown input voltage (VIN). In a simple dual-slope converter, a complete conver- sion requires the integrator output to "ramp-up" from zero and "ramp-down" back to zero. A simple mathematical equation relates the input signal, reference voltage, and integration time: 9V 10 11 12 13 14 15 17 9 8 7 6 5 4 3 2 1 LOGIC HIGH LOGIC LOW OVERRANGE PKHOLD LOW BATT FREQ/ VOLTS LOGIC DP0/LO DP1/HI DGND NC COM BUZ OUT BUZ IN PK HOLD 30 31 27 40 26 22 23 25 OSC1 OSC2 OSC3 VBUFF CAZ VINT VDD VSS V + REF V – REF TC820 C + REF C – REF 24 18 33 32 16 19 20 21 V + IN V – IN 37 38 39 34 35 36 28 29 40kHz 470 k Ω NC 100 k Ω 0.47 µF 0.2 µF 0.1 µF 22M Ω NOTE: Pin numbers are for 40-pin package. PIEZO BUZZER DGND DGND VDD VDD VDD 1 µF + VDD 22k Ω 2k Ω VREF = 200mV CHANGE RANGE TO SWITCH S1a NO DP S2 DP3 DP2 DP1 DGND S1e S1d LOGIC FREQ GND VIN VDD S1c S1b S1a TO SWITCH S2 100k Ω 0.01 µF VDD VDD COM RANGE/FREQ + – REF VOLTAGE ANALOG INPUT SIGNAL DISPLAY SWITCH DRIVER CONTROL LOGIC CLOCK COUNTER POLARITY CONTROL PHASE CONTROL VIN VIN VFULL SCALE 1.2 VFULL SCALE VARIABLE REFERENCE INTEGRATE TIME FIXED SIGNAL INTEGRATE TIME INTEGRATOR C COMPARATOR R = = Figure 2. Basic Dual-Slope Converter Figure 1. Typical Operating Circuit |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
