CS2000-OTP datasheet(14/30 Pages) CIRRUS

14 / 30 page

CS2000-OTP

DS758PP1

CLK_OUT signal in order to maintain phase alignment. For these applications, it is advised to experiment

with the loop bandwidth settings and choose the lowest bandwidth setting that does not produce system

timing errors due to wandering between the clocks and data synchronous to the CLK_IN domain and

those synchronous to the PLL_OUT domain.

While acquiring lock, the digital loop bandwidth is automatically set to a large value. Once lock is

achieved, the digital loop bandwidth will settle to the minimum value selected by the ClkIn_BW[2:0] pa-

rameter.

5.4

Output to Input Frequency Ratio Configuration

5.4.1

User Defined Ratio (RUD), Frequency Synthesizer Mode

The User Defined Ratio, RUD, is a 32-bit un-signed fixed-point number which determines the basis for the

desired input to output clock ratio. Up to four different ratios, Ratio0-3, can be stored in the CS2000’s one

time programmable memory. Selection between the four ratios is achieved by the M[1:0] mode select

pins. The 32-bit RUD is represented in a high-resolution 12.20 format where the 12 MSBs represent the

integer binary portion while the remaining 20 LSBs represent the fractional binary portion. The maximum

multiplication factor is approximately 4096 with a resolution of 0.954 PPM in this configuration. See “Cal-

culating the User Defined Ratio” on page 27 for more information.

The status of internal dividers, such as the internal timing reference clock divider, are automatically taken

into account. Therefore RUD is simply the desired ratio of the output to input clock frequencies.

5.4.2

User Defined Ratio (RUD), Hybrid PLL Mode

The same four ratio locations, Ratio0-3, are used to store the User Defined Ratios for Hybrid PLL Mode.

Selection of the User Defined Ratio for the dynamic ratio based Hybrid PLL Mode is made with the M[1:0]

pins (unless auto fractional N source selection is enabled; see section 5.4.6 on page 16).

In addition to the High-Resolution ratio format, a High-Multiplication format is also available. In the High-

Multiplication format mode, the 32-bit fixed-point number for RUD is represented in a 20.12 format where

the 20 MSBs represent the integer binary portion while the remaining 12 LSBs represent the fractional

Referenced Control

Parameter Definition

ClkIn_BW[2:0] .......................“Clock Input Bandwidth (ClkIn_BW[2:0])” on page 26

Referenced Control

Parameter Definition

Ratio 0-3................................“Ratio 0 - 3” on page 24

M[1:0] ....................................“M1 and M0 Mode Pin Functionality” on page 20

Figure 11. High bandwidth with CLK_IN domain re-use

LRCK

SCLK

SDATA

MCLK

Wander < 128 Hz

Jitter > 128 Hz Rejected

Wander < 128 Hz Passed to Output

LRCK

SCLK

SDATA

PLL

BW = 128 Hz

CLK_IN

PLL_OUT

Subclocks and data re-used

from previous clock domain.

Jitter

CS2000-OTP датащи(PDF) 14 Page - Cirrus Logic

CS2000-OTP датащи(HTML) 14 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

датащи скачать

ссылки URL