 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMDS361 датащи(PDF) 30 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMDS361 датащи(HTML) 30 Page - Texas Instruments |
|
|
30 / 42 page  SINK HDMIRX DDC_SDA DDC_SCL 5 V 5 V 5 V 47kW 47kW 47kW 3.3 V 4.7kW 4.7kW CEC CEC CEC 4.02 k W 10% E-EDID E-EDID E-EDID mController HPD1 SDA1 SCL1 HPD2 SDA2 SCL2 HPD3 SDA3 SCL3 EQ S1 S2 HPD_SINK SDA_SINK SCL_SINK Y1/Z1 Y2/Z2 Y3/Z3 Y4/Z4 VSADJ GND SDA SCL CEC LOGIC CEC PHY 1 kW 1 kW 1 k W HPD 5V SDA SCL CEC CLK D0 D1 D2 HPD 5V SDA SCL CEC CLK D0 D1 D2 HPD 5V SDA SCL CEC CLK D0 D1 D2 HPD 5V SDA SCL CEC CLK D0 D1 D2 HPD 5V SDA SCL CEC CLK D0 D1 D2 HPD 5V SDA SCL CEC CLK D0 D1 D2 SOURCE1 With ACCoupled HDMIOutput SOURCE2 WithDCCoupled HDMIOutput SOURCE3 inGeneral HDMIOutput A11/B11 A12/B12 A13/B13 A14/B14 A21/B21 A22/B22 A23/B23 A24/B24 A31/B31 A32/B32 A33/B33 A34/B34 VDD (5V) VCC (3.3V) Y1/Z1 Y2/Z2 Y3/Z3 Y4/Z4 I 2C INTERFACE NOTES TMDS361 SLLS919 – DECEMBER 2008............................................................................................................................................................................................ www.ti.com Figure 35. Three-Port HDMI-Enabled DTV With TMDS361 – CEC Commands Active The I2C interface is used to access the internal registers of the TMDS361. I2C is a two-wire serial interface developed by Philips Semiconductor (see I2C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I2C-compatible devices connect to the I2C bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device. The TMDS361 works as a slave and supports standard-mode transfer (100 kbps). The basic I2C start and stop access cycles are shown in Figure 36. The basic access cycle consists of the following: • A start condition • A slave address cycle • Any number of data cycles • A stop condition 30 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Link(s) :TMDS361 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
