| поискавой системы для электроныых деталей |
|
TMDS361 датащи(PDF) 35 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMDS361 датащи(HTML) 35 Page - Texas Instruments |
|
35 / 42 page ![]() TMDS361 Read Phase 2 TMDS361 www.ti.com............................................................................................................................................................................................ SLLS919 – DECEMBER 2008 Step 6 0 I2C stop (master) P Step 6 is optional. Step 7 0 I2C start (master) S Step 8 7 6 5 4 3 2 1 0 I2C general address (master) 0 1 0 1 1 0 0 1 Step 9 8 I2C acknowledge (slave) A Step 10 7 6 5 4 3 2 1 0 I2C read data (slave) Data Data Data Data Data Data Data Data Where data is determined by the logic values contained in the internal registers. Step 11A 8 I2C acknowledge (master) A If Step 11A is executed, go to step 10. If Step 11B is executed, go to Step 12. Step 11B 8 I2C not acknowledge (master) A Step 12 0 I2C stop (master) P Table 8. I2C Register 0x01 Lookup Table BIT VALUE STATE DEFAULT DESCRIPTION 7:6 Bit 7 Bit 6 Port Select I2C Mode 1 1 X Port 1 is selected as the active port; HPD on non-selected ports is low. HPD1 can go low, high or high-Z; there is no external 1-k Ω pullup resistor to 5 V. 1 0 Port 2 is selected as the active port; HPD on non-selected ports is low. HPD2 can go low, high or high-Z; there is no external 1-k Ω pullup resistor to 5 V. 0 0 Port 3 is selected as the active port; HPD on non-selected ports is low. HPD3 can go low, high or high-Z; there is no external 1-k Ω pullup resistor to 5 V. 0 1 Standby mode: HPD[1:3] follows HPD_SINK. 5:4 Bit 4 Bit 3 OVS Control 0 0 OVS2: DDC sink-side VOL and VIL offset range 2: VIL2 (max): 0.4 V, VOL2 (max): 0.6 V 0 1 X OVS3: DDC sink-side VOL and VIL offset range 3: VIL3 (max): 0.3 V, VOL3 (max): 0.5 V 1 1 OVS1: DDC sink-side VOL and VIL offset range 1: VIL1 (max): 0.4 V, VOL1 (max): 0.7 V 3:2 Bit 3 Bit 2 Output Edge Rate Control 1 1 Fastest edge rate + 90 ps 1 0 Fastest edge rate + 60 ps 0 1 Fastest edge rate + 30 ps 0 0 X Fastest edge rate 1:0 Bit 1 Bit 0 Power Mode 1 0 Device enters low-power mode. 1 1 Device enters low-power mode. 0 1 Reserved 0 0 X Device is in normal-power mode. Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 35 Product Folder Link(s) :TMDS361 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |