| поискавой системы для электроныых деталей |
|
PSD913F2 датащи(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD913F2 датащи(HTML) 55 Page - STMicroelectronics |
|
55 / 91 page ![]() PSD9XX Family PSD935G2 54 The PSD935G2 Functional Blocks (cont.) DATA OUT REG. DQ D G Q DQ DQ WR WR WR ADDRESS ALE READ MUX P D B CONTROL REG. DIR REG. PLD INPUT (PORT F) ISP OR BATTERY BACK-UP (PORT E) DATA IN OUTPUT SELECT OUTPUT MUX PORT PIN DATA OUT ADDRESS A[ 7:0] OR A[15:8] CONFIGURATION BIT Figure 23. Ports E, F and G Structure 9.4.8 Port F – Functionality and Structure Port F can be configured to perform one or more of the following functions: t MCU I/O Mode t PLD Input – as direct input ot the PLD array. t Address In – additional high address inputs. Direct input to the PLD array. t Latched Address Out – Provide latched address out per Table 18. t Slew Rate – pins can be set up for fast slew rate. t Data Port – connected to D[7:0] when Port F is configured as Data Port for a non-multiplexed bus. 9.4.9 Port G – Functionality and Structure Port G can be configured to perform one or more of the following functions: t MCU I/O Mode t Latched Address Out – Provide latched address out per Table 18. t Open Drain – pins can be configured in Open Drain Mode |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |