SH7101 datasheet(97/560 Pages) RENESAS

97 / 560 page

Section 5 Exception Processing

Rev.1.00 Sep. 18, 2008 Page 63 of 522

REJ09B0069-0100

5.2

Resets

5.2.1

Types of Reset

Resets have the highest priority of any exception source. There are two types of resets: manual

resets and power-on resets. As table 5.5 shows, both types of resets initialize the internal status of

the CPU. In power-on resets, all registers of the on-chip peripheral modules are initialized; in

manual resets, they are not.

Table 5.5

Reset Status

Conditions for Transition

to Reset Status

Internal Status

Type

RES

WDT

Overflow

MRES

CPU/INTC

On-Chip

Peripheral

Module

PFC, IO Port

Low

⎯

Initialized

Power-on reset

High

Overflow

High

Initialized

Not initialized

Manual reset

High

⎯

Low

Initialized

Not initialized Not initialized

5.2.2

Power-On Reset

Power-On Reset by

RES Pin: When the RES pin is driven low, the LSI becomes to be a power-

on reset state. To reliably reset the LSI, the

RES pin should be kept at low for at least the duration

of the oscillation settling time when applying power or when in standby mode (when the clock

circuit is halted) or at least 25 tcyc when the clock circuit is running. During power-on reset, CPU

internal status and all registers of on-chip peripheral modules are initialized. See appendix A, Pin

States, for the status of individual pins during the power-on reset status.

In the power-on reset status, power-on reset exception processing starts when the

RES pin is first

driven low for a set period of time and then returned to high. The CPU will then operate as

follows:

1. The initial value (execution start address) of the program counter (PC) is fetched from the

exception processing vector table.

2. The initial value of the stack pointer (SP) is fetched from the exception processing vector table.

3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0)

of the status register (SR) are set to H'F (B'1111).

4. The values fetched from the exception processing vector table are set in PC and SP, then the

program begins executing.

SH7101 датащи(PDF) 97 Page - Renesas Technology Corp

SH7101 датащи(HTML) 97 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL