поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

H8S2245 датащи(PDF) 185 Page - Renesas Technology Corp

номер детали H8S2245
подробное описание детали  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S2245 датащи(HTML) 185 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 181Page - Renesas Technology Corp H8S2245 Datasheet HTML 182Page - Renesas Technology Corp H8S2245 Datasheet HTML 183Page - Renesas Technology Corp H8S2245 Datasheet HTML 184Page - Renesas Technology Corp H8S2245 Datasheet HTML 185Page - Renesas Technology Corp H8S2245 Datasheet HTML 186Page - Renesas Technology Corp H8S2245 Datasheet HTML 187Page - Renesas Technology Corp H8S2245 Datasheet HTML 188Page - Renesas Technology Corp H8S2245 Datasheet HTML 189Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 818 page
background image
Section 6 Bus Controller
Rev.3.00 Mar. 26, 2007 Page 143 of 772
REJ09B0355-0300
6.2.5
Bus Control Register L (BCRL)
7
BRLE
0
R/W
6
BREQOE
0
R/W
5
EAE
1
R/W
4
—
1
(R/W)
3
—
1
(R/W)
0
WAITE
0
R/W
2
ASS
1
R/W
1
—
0
(R/W)
Bit
Initial value
R/W
:
:
:
BCRL is an 8-bit readable/writable register that performs selection of the external bus release state
protocol, selection of the area partition unit and enabling or disabling of
WAIT pin input.
BCRL is initialized to H'3C by a power-on reset and in hardware standby mode. It is not
initialized by a manual reset or in software standby mode.
Bit 7—Bus Release Enable (BRLE): Enables or disables external bus release.
Bit 7
BRLE
Description
0
External bus release is disabled.
BREQ, BACK, and BREQO can be used as I/O ports.
(Initial value)
1
External bus release is enabled.
Bit 6—BREQO Pin Enable (BREQOE): Outputs a signal that requests the external bus master
to drop the bus request signal (
BREQ) in the external bus release state, when an internal bus
master performs an external space access.
Bit 6
BREQOE
Description
0
BREQO output disabled. BREQO can be used as I/O port.
(Initial value)
1
BREQO output enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com