| поискавой системы для электроныых деталей |
|
HD6417618 датащи(PDF) 285 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 датащи(HTML) 285 Page - Renesas Technology Corp |
|
285 / 646 page ![]() Section 11 Ethernet Controller (EtherC) Rev. 6.00 Jun. 12, 2007 Page 253 of 610 REJ09B0131-0600 MII Register Access Procedure: The program accesses MII registers via the PHY interface register (PIR). Access is implemented by a combination of 1-bit-unit data write, 1-bit-unit data read, bus release, and independent bus release. Figure 11.9 shows the MII register access timing. The timing will differ depending on the PHY type. MDC (1) (1) (2) (3) MDO (2) (3) Write to PHY interface register 1-bit data write timing relationship MMD = 1 MDO = write data MDC = 0 MMD = 1 MDO = write data MDC = 1 Write to PHY interface register MMD = 1 MDO = write data MDC = 0 Write to PHY interface register Figure 11.6 (1) 1-Bit Data Write Flowchart |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |