| поискавой системы для электроныых деталей |
|
4501 датащи(PDF) 10 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4501 датащи(HTML) 10 Page - Renesas Technology Corp |
|
10 / 116 page ![]() Rev.3.01 2005.02.07 page 10 of 112 REJ03B0104-0301 4501 Group Port block diagram (3) P10, P11 (Note 3) Register A Ai Ai D TQ (Note 2) K1i PU1i (Note 2) (Note 2) A3 A3 D T Q PU13 P13/INT (Note 3) K13 K13 P12/CNTR (Note 3) A2 A2 D TQ K12 PU12 W60 0 1 W20 W21 IAP1 instruction OP1A instruction (Note 1) “L” level detection circuit This symbol represents a parasitic diode on the port. 2: i represents 0 or 1. 3: Applied potential to port P1 must be VDD or less. Notes 1: Key-on wakeup input Pull-up transistor Register A IAP1 instruction OP1A instruction (Note 1) “L” level detection circuit Key-on wakeup input Pull-up transistor Clock input for timer 2 event counter Timer 1 or timer 2 underflow signal divided by 2 “L” level detection circuit Key-on wakeup input Pull-up transistor Register A IAP1 instruction OP1A instruction External 0 interruptExternal interrupt circuit (Note 1) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |