| поискавой системы для электроныых деталей |
|
HD404612FS датащи(PDF) 49 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD404612FS датащи(HTML) 49 Page - Renesas Technology Corp |
|
49 / 91 page ![]() HD404618 Series 47 Table 21 Timer Mode Register A TMA Bit 3 Bit 2 Bit 1 Bit 0 Source Prescaler, Input Clock Period, Operating Mode 0 0 0 0 PSS, 2048 t cyc Timer A mode 1 PSS, 1024 t cyc 1 0 PSS, 512 t cyc 1 PSS, 128 t cyc 1 0 0 PSS, 32 t cyc 1 PSS, 8 t cyc 1 0 PSS, 4 t cyc 1 PSS, 2 t cyc 1 0 0 0 PSW, 32 t subcyc Time-base mode 1 PSW, 16 t subcyc 1 0 PSW, 8 t subcyc 1 PSW, 2 t subcyc 1 0 0 PSW, 1/2 t subcyc 1 Not used 1 0 PSW, TCA reset 1 Notes: 1. t subcyc = 244.14 µs (when 32.768-kHz crystal oscillator is used) 2. Timer counter overflow output period(s) = input clock period(s) × 256 3. If PSW or TCA reset is selected while the LCD is operating, LCD operation halts (power switch goes off). When LCD is connected for display, the PSW and TCA reset periods must be set in the program to the minimum. 4. In time base mode, the timer counter overflow output cycle must be greater than half of the interrupt frame period (T/2 = t RC). If 1/2 t subcyc is selected, t RC must be 7.8125 ms ((MIS1, MIS0) = (0, 1), see figure 14). 5. The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |