поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD404612FS датащи(PDF) 49 Page - Renesas Technology Corp

номер детали HD404612FS
подробное описание детали  4-Bit Single-Chip Microcomputer
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404612FS датащи(HTML) 49 Page - Renesas Technology Corp

Back Button HD404612FS Datasheet HTML 45Page - Renesas Technology Corp HD404612FS Datasheet HTML 46Page - Renesas Technology Corp HD404612FS Datasheet HTML 47Page - Renesas Technology Corp HD404612FS Datasheet HTML 48Page - Renesas Technology Corp HD404612FS Datasheet HTML 49Page - Renesas Technology Corp HD404612FS Datasheet HTML 50Page - Renesas Technology Corp HD404612FS Datasheet HTML 51Page - Renesas Technology Corp HD404612FS Datasheet HTML 52Page - Renesas Technology Corp HD404612FS Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 91 page
background image
HD404618 Series
47
Table 21 Timer Mode Register A
TMA
Bit 3
Bit 2
Bit 1
Bit 0
Source Prescaler, Input Clock Period,
Operating Mode
0
0
0
0
PSS, 2048 t
cyc
Timer A mode
1
PSS, 1024 t
cyc
1
0
PSS, 512 t
cyc
1
PSS, 128 t
cyc
1
0
0
PSS, 32 t
cyc
1
PSS, 8 t
cyc
1
0
PSS, 4 t
cyc
1
PSS, 2 t
cyc
1
0
0
0
PSW, 32 t
subcyc
Time-base mode
1
PSW, 16 t
subcyc
1
0
PSW, 8 t
subcyc
1
PSW, 2 t
subcyc
1
0
0
PSW, 1/2 t
subcyc
1
Not used
1
0
PSW, TCA reset
1
Notes: 1. t
subcyc = 244.14 µs (when 32.768-kHz crystal oscillator is used)
2. Timer counter overflow output period(s) = input clock period(s)
× 256
3. If PSW or TCA reset is selected while the LCD is operating, LCD operation halts (power switch
goes off).
When LCD is connected for display, the PSW and TCA reset periods must be set in the program
to the minimum.
4. In time base mode, the timer counter overflow output cycle must be greater than half of the
interrupt frame period (T/2 = t
RC).
If 1/2 t
subcyc is selected, t RC must be 7.8125 ms ((MIS1, MIS0) = (0, 1), see figure 14).
5. The division ratio must not be modified during time-base mode operation, otherwise an overflow
cycle error will occur.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com