поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD151TS206SS датащи(PDF) 22 Page - Renesas Technology Corp

номер детали HD151TS206SS
подробное описание детали  Mother Board Clock Generator for Intel P4 Chipset (Springdale)
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD151TS206SS датащи(HTML) 22 Page - Renesas Technology Corp

Back Button HD151TS206SS Datasheet HTML 18Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 19Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 20Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 21Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 22Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 23Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 24Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 25Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 26Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 34 page
background image
HD151TS206SS
Rev.1.00, Apr.28.2003, page 22 of 34
Renasas clock generator I
2C Serial Interface Operation (cont.)
2. Read mode
2.1
Controller (host) sends a start bit.
2.2
Controller (host) sends the write address D2 (h).
2.3
Renasas clock generator will acknowledge (Renasas clock gen. sends “Low”).
2.4
Controller (host) sends a begin byte M.
2.5
Renasas clock generator will acknowledge (Renasas clock gen. sends “Low”).
2.6
Controller (host) sends a restart bit.
2.7
Controller (host) sends the read address D3 (h).
2.8
Renasas clock generator will acknowledge (Renasas clock gen. sends “Low”).
2.9
Renasas clock generator will send the byte count N.
2.10 Controller (host) will acknowledge.
2.11 Renasas clock generator will send data from byte M to byte M+N–1.
2.12 When Renasas clock generator sends the last byte, controller (host) will not acknowledge.
2.13 Controller (host) sends a stop bit.
Start bit
1 bit
1 bit 1 bit
1 bit
1 bit
7 bits
8 bits
7 bits
1 bit
Restart bit
Slave
address
Slave
address
R/W
D2(h)
R/W
D3(h)
Ack
1 bit
Ack
1 bit
Ack
1 bit
Ack
1 bit
Ack
Ack
Begin Count = N
8 bits
1 bit
1 bit
Stop bit
8 bits
Byte M+N–1
8 bits
8 bits
Byte M
Byte M+1
Not Ack
Begin Byte = M
Notes: 1.
Renasas clock generator is a slave/receiver, I
2C component. It can read back the data stored in
the latches for the verification.
2.
The data transfer rate supported by this clock generator is 100k bits/sec or less (standard
mode).
3.
The input is operating at 3.3 V logic levels.
4.
The data byte format is 8 bit bytes.
5.
To simplify the clock generator I
2C interface, the protocol is set to use only block-write from
the controller.
6.
The bytes must be accessed in sequential order from lowest to highest byte with the ability to
stop after any complete byte has been transferred. The data is loaded until a stop sequence is
issued.
7.
At power-on, all registers are set to a default condition, as shown.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com