поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

C511 датащи(PDF) 33 Page - Siemens Semiconductor Group

номер детали C511
подробное описание детали  8-Bit CMOS Microcontroller
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SIEMENS [Siemens Semiconductor Group]
домашняя страница  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

C511 датащи(HTML) 33 Page - Siemens Semiconductor Group

Back Button C511 Datasheet HTML 29Page - Siemens Semiconductor Group C511 Datasheet HTML 30Page - Siemens Semiconductor Group C511 Datasheet HTML 31Page - Siemens Semiconductor Group C511 Datasheet HTML 32Page - Siemens Semiconductor Group C511 Datasheet HTML 33Page - Siemens Semiconductor Group C511 Datasheet HTML 34Page - Siemens Semiconductor Group C511 Datasheet HTML 35Page - Siemens Semiconductor Group C511 Datasheet HTML 36Page - Siemens Semiconductor Group C511 Datasheet HTML 37Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 128 page
background image
Semiconductor Group
5-2
System Reset
5.2
Hardware Reset Timing
This section describes the timing of the hardware reset signal.
The input pin RESET is sampled once during each machine cycle. This happens in state 5 phase
2. Thus, the external reset signal is synchronized to the internal CPU timing. When the reset is
found active (low level) the internal reset procedure is started. It needs two complete machine
cycles to put the complete device to its correct reset state, i.e. all special function registers contain
their default values, the port latches contain 1’s etc. The RESET signal must be active for at least
two machine cycles; after this time the SAB-C511/513 remains in its reset state as long as the signal
is active. When the signal goes inactive this transition is recognized in the following state 5 phase
2 of the machine cycle. Then the processor starts its address output (when configured for external
ROM) in the following state 5 phase 1. One phase later (state 5 phase 2) the first falling edge at pin
ALE occurs.
Figure 5-12 shows this timing for a configuration with EA = 0 (external program memory). Thus,
between the release of the RESET signal and the first falling edge at ALE there is a time period of
at least one machine cycle but less than two machine cycles.
Figure 5-12
CPU Timing after Reset
MCT02092
S4
S5
S6
S1
S2
S3
S4
S5
S6
S1
S2
S3
S4
S5
S6
S1
S2
P1 P2
PCL
OUT
PCH
OUT
PCH
OUT
One Machine Cycle
RESET
P0
P2
ALE
Inst.
in
OUT
PCL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com