| поискавой системы для электроныых деталей |
|
56F827 датащи(PDF) 13 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F827 датащи(HTML) 13 Page - Freescale Semiconductor, Inc |
|
13 / 60 page ![]() Signals and Package Information 56F827 Technical Data, Rev. 12 Freescale Semiconductor 13 D0 (GPIOG0) 125 Input/Output Input/Output Data Bus—D0–D15 specify the data for external Program or Data memory accesses. D0-D15 are tri-stated when the external bus is inactive. Port G GPIO—These 16 General Purpose I/O (GPIO) pins can be individually programmed as input or output pins. After reset, the default state is Address Bus. D1 (GPIOG1) 126 D2 (GPIOG2) 127 D3 (GPIOG3) 128 D4 (GPIOG4) 1 D5 (GPIOG5) 2 D6 (GPIOG6) 3 D7 (GPIOG7) 6 D8 (GPIOG8) 7 D9 (GPIOG9) 8 D10 (GPIOG10) 9 D11 (GPIOG11) 10 D12 (GPIOG12) 11 D13 (GPIOG13) 12 D14 (GPIOG14) 13 D15 (GPIOG15) 14 PS (PCS0) 18 Output Program Memory Select—PS is asserted low for external program memory access. This pin can also be programmed as a programmable chip select. DS (PCS1) 17 Output Data Memory Select—DS is asserted low for external Data memory access. This pin can also be programmed as a programmable chip select. Table 2-2 56F827 Signal and Package Information for the 128 Pin LQFP (Continued) Signal Name Pin No. Type Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |