TDA7333N

Functional description

31/36

rds_bd_h and rds_bd_l without interruption. This must be done until the “bne” bit is set

to zero (last RDS block).

2.

If the SPI master is not able to handle the above protocol, it must read always at least

the first five registers rds_int, rds_qu, rds_corrp, rds_bd_h, rds_bd_l out independent if

“bne” is set or not. If the “bne” flag is set the whole RAM Buffer must be read out, by

reading each time at least the five registers rds_int, rds_qu, rds_corrp, rds_bd_h and

rds_bd_l without interruption. This must be done until the “bne” bit is set to zero (last

RDS block).

Note:

In polling mode the interrupt flag “int” is just a indication that the wanted information is stored

within the RAM buffer.

In polling mode it is possible that the last RDS data (rds_qu, rds_corrp, rds_bd_h and

rds_bd_l), which was read out as the “bne” flag was set to zero, is identical to the RDS data

before. This must be checked by the external micro controller by comparing the last received

2 RDS blocks. If they are identical, one of them can be skipped (This is the case if just one

RDS block is stored within the RAM buffer).

Hereafter you can find typical read/write access in SPI mode:

Figure 17.

Write rds_int, rds_bd_ctrl and pll_reg4 registers in SPI mode, reading

RDS data and related flags

Figure 18.

Read out RDS data and related flags, no update of rds_int and

rds_bd_ctrl registers

Note:

sinc4reg and testreg must be zero filled for application.

CSN

DATAIN

DATAOUT

CLK

rds_int[7:0]

rds_qu[7:0]

rds_corrp[7:0]

rds_bd_h[7:0]

rds_bd_l[7:0]

{1,rds_int[6:0]}

rds_bd_ctrl[7:0]

sinc4reg[7:0]

testreg[7:0]

pll_reg4l[7:0]

CSN

DATAIN

DATAOUT

CLK

rds_int[7:0]

rds_qu[7:0]

rds_corrp[7:0]

rds_bd_h[7:0]

rds_bd_l[7:0]

{0,x,x,x,x,x,x,x}

{x,x,x,x,x,x,x,x}

{x,x,x,x,x,x,x,x}

testreg[7:0]

sinc4reg[7:0]