M50FW040

20/41

Table 9. Firmware Hub Register Configuration Map

Table 10. Lock Register Bit Definitions

Note: 1. Applies to Top Block Lock Register (T_BLOCK_LK) and Top Block [-1] Lock Register (T_MINUS01_LK) to Top Block [-7] Lock Reg-

ister (T_MINUS07_LK).

Table 11. General Purpose Inputs Register Definition

Note: 1. Applies to the General Purpose Inputs Register (FGPI-REG).

Mnemonic

Register Name

Memory

Address

Default

Value

Access

T_BLOCK_LK

Top Block Lock Register (Block 7)

FBF0002h

01h

R/W

T_MINUS01_LK

Top Block [-1] Lock Register (Block 6)

FBE0002h

01h

R/W

T_MINUS02_LK

Top Block [-2] Lock Register (Block 5)

FBD0002h

01h

R/W

T_MINUS03_LK

Top Block [-3] Lock Register (Block 4)

FBC0002h

01h

R/W

T_MINUS04_LK

Top Block [-4] Lock Register (Block 3)

FBB0002h

01h

R/W

T_MINUS05_LK

Top Block [-5] Lock Register (Block 2)

FBA0002h

01h

R/W

T_MINUS06_LK

Top Block [-6] Lock Register (Block 1)

FB90002h

01h

R/W

T_MINUS07_LK

Top Block [-7] Lock Register (Block 0)

FB80002h

01h

R/W

FGPI_REG

Firmware Hub (FWH) General Purpose Input Register

FBC0100h

N/A

R

MANUF_REG

Manufacturer Code Register

FBC0000h

20h

R

DEV_REG

Device Code Register

FBC0001h

2Ch

R

Bit

Bit Name Value

Function

7-3

Reserved

2

Read-Lock

‘1’

Bus Read operations in this Block always return 00h.

‘0’

Bus read operations in this Block return the Memory Array contents. (Default value).

1

Lock-Down

‘1’

Changes to the Read-Lock bit and the Write-Lock bit cannot be performed. Once a ‘1’ is

written to the Lock-Down bit it cannot be cleared to ‘0’; the bit is always reset to ‘0’ following

a Reset (using RP or INIT) or after power-up.

‘0’

Read-Lock and Write-Lock can be changed by writing new values to them. (Default value).

0

Write-Lock

‘1’

Program and Erase operations in this Block will set an error in the Status Register. The

memory contents will not be changed. (Default value).

‘0’

Program and Erase operations in this Block are executed and will modify the Block contents.

Bit

Bit Name

Value

Function

7-5

Reserved

4

FGPI4

‘1’

‘0’

3

FGPI3

‘1’

‘0’

2

FGPI2

‘1’

‘0’

1

FGPI1

‘1’

‘0’

0

FGPI0

‘1’

‘0’