TMS320VC549 datasheet(36/64 Pages) TI

номер детали	TMS320VC549

подробное описание детали	FIXED-POINT DIGITAL SIGNAL PROCESSOR

PDF	64 Pages

Scroll/Zoom	100%

производитель	TI [Texas Instruments]

домашняя страница	http://www.ti.com

Logo

36 / 64 page

TMS320VC549

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS078G − SEPTEMBER 1998 − REVISED OCTOBER 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

HOLD and HOLDA timing

switching characteristics over recommended operating conditions for memory control signals

and HOLDA [H = 0.5 tc(CO)] (see Figure 14)

PARAMETER

549-80

549-100

549-120

UNIT

MIN

MAX

tdis(CLKL-A)

Disable time, CLKOUT low to address, PS, DS, IS high impedance

tdis(CLKL-RW)

Disable time, CLKOUT low to R/W high impedance

tdis(CLKL-S)

Disable time, CLKOUT low to MSTRB, IOSTRB high

impedance

ten(CLKL-A)

Enable time, CLKOUT low to address, PS, DS, IS

2H+5

ten(CLKL-RW)

Enable time, CLKOUT low to R/W enabled

2H+5

ten(CLKL-S)

Enable time, CLKOUT low to MSTRB, IOSTRB enabled

2H+5

tv(HOLDA)

Valid time, HOLDA low after CLKOUT low

tv(HOLDA)

Valid time, HOLDA high after CLKOUT low

tw(HOLDA)

Pulse duration, HOLDA low duration

2H−3

timing requirements for HOLD [H = 0.5 tc(CO)] (see Figure 14)

549-80

549-100

549-120

UNIT

MIN

MAX

tw(HOLD)

Pulse duration, HOLD low duration

4H+10

tsu(HOLD)

Setup time, HOLD before CLKOUT low

TMS320VC549 датащи(PDF) 36 Page - Texas Instruments

TMS320VC549 датащи(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

датащи скачать

ссылки URL