| поискавой системы для электроныых деталей |
|
AX99100QI датащи(PDF) 18 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX99100QI датащи(HTML) 18 Page - ASIX Electronics Corporation |
|
18 / 70 page ![]() 18 Copyright © 2016 ASIX Electronics Corporation. All rights reserved. AX99100 PCIe to Multi I/O Controller 1.4.8 Local Bus Interface Table 1-11: Local Bus Pin Description Local Bus Interface Pin Name Type Pin No Pin Description A0/ CHIP_MODE[2] O5/4m 58 Local Bus Address Bus, A[2:0] These pins are input direction during chip reset use to bootstrap the mode setting to decide the operation mode. Please reference to Section 3.1. In Local Bus mode, These pins should always use external pull-down resistors to ground. A1/ CHIP_MODE[1] O5/4m 56 A2/ CHIP_MODE[0] O5/4m 54 A3 O5/4m 53 Local Bus Address Bus, A[3] This pin should be connected to the 3.3V AUX in PCIe slot via an external pull-up resistor. It is used to detect the 3.3V AUX is existed or not. A[9:4] O5/4m 60, 59, 47, 48, 49, 50 Local Bus Address Bus, A[9:4] The A[9:0] are outputs and provide up to 10 Local Bus address lines in non-multiplexed address and data bus format AD[15:0] B5/4m 61, 62, 63, 64, 65, 66, 67, 68, 1, 2, 4, 3, 5, 7, 8, 9 Data and Address bus Multiplexed mode: address on bus when ALE issued, other time data on bus Non-multiplexed mode: data always on bus RSTO B5/4m 52 Local Bus Reset Output The output polarity can be decided by adding external pull up/down resistor. If connected this pin to VCCIO via external pull-up resistor, means RSTO is active high. If pull-down to ground, means active low. CLKO B5/8m 51 Local Bus Clock Output CS1n CS0n O5/4m 41 42 Local Bus Chip Select 1 Local Bus Chip Select 0 DREQ[1:0] I5 44, 46 DMA Request DACK[1:0] O5/4m 43, 45 DMA Acknowledge INT[1:0] I5 31, 32 Interrupt ALE O5/4m 40 Address Latch Enable When in non-multiplexed mode, ALE can choice remap to A[10] (detail description same as above A[9:0]) or address latch enable for ISA bus type When in multiplexed mode, ALE for address latch enable RDn O5/4m 38 Local Bus Read Cycle WRn O5/4m 34 Local Bus Write Cycle RDY I5 33 Local Bus Device Ready Note: Above signals are only valid when CHIP_MODE = 000. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |