| поискавой системы для электроныых деталей |
|
TMS320VC33 датащи(PDF) 44 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC33 датащи(HTML) 44 Page - Texas Instruments |
|
44 / 59 page ![]() TMS320VC33 DIGITAL SIGNAL PROCESSOR SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004 44 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251--1443 interrupt-acknowledge timing The IACK output goes active on the first half-cycle (HI rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (HI rising) of the read phase of the IACK instruction. The following table defines the timing parameters for the IACK signal. NOTE: The IACK instruction can be executed at anytime to signal an event using the IACK pin. The IACK instruction is most often used within an interrupt routine to signal which interrupt has occurred. The IACK instruction must be executed to generate the IACK pulse. switching characteristics over recommended operating conditions for IACK (see Figure 30) PARAMETER VC33-120 VC33-150 UNIT PARAMETER MIN MAX MIN MAX UNIT td(H1H-IACKL) Delay time, H1 high to IACK low --1 4 --1 3 ns td(H1H-IACKH) Delay time, H1 high to IACK high --1 4 --1 3 ns H3 H1 IACK ADDR Data Fetch IACK Instruction IACK Data Read Decode IACK Instruction td(H1H-IACKL) td(H1H-IACKH) Figure 30. Interrupt Acknowledge (IACK) Timing |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |