 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMS320VC33 датащи(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC33 датащи(HTML) 36 Page - Texas Instruments |
|
|
36 / 59 page  TMS320VC33 DIGITAL SIGNAL PROCESSOR SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004 36 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251--1443 XF0 and XF1 timing when executing SIGI The following tables define the timing parameters for the XF0 and XF1 pins during execution of SIGI. timing requirements for XF0 and XF1 when executing SIGI (see Figure 24) VC33-120 VC33-150 UNIT MIN MAX MIN MAX UNIT tsu(XF1-H1L) Setup time, XF1 before H1 low 5 4 ns th(H1L-XF1) Hold time, XF1 after H1 low 0 0 ns switching characteristics over recommended operating conditions for XF0 and XF1 when executing SIGI (see Figure 24) PARAMETER VC33-120 VC33-150 UNIT PARAMETER MIN MAX MIN MAX UNIT td(H3H-XF0L) Delay time, H3 high to XF0 low 4 3 ns td(H3H-XF0H) Delay time, H3 high to XF0 high 4 3 ns H3 H1 Fetch SIGI Decode Read Execute XF0 XF1 tsu(XF1-H1L) th(H1L-XF1) td(H3H-XF0L) td(H3H-XF0H) Figure 24. Timing for XF0 and XF1 When Executing SIGI |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
