SLAS455D datasheet(43/67 Pages) TI2

43 / 67 page

MSP430F42x0

MIXED SIGNAL MICROCONTROLLER

SLAS455D − MARCH 2005 − REVISED APRIL 2007

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Port P1 pin schematic: P1.4, input/output with Schmitt−trigger and analog functions

Bus

Keeper

Direction

0: Input

1: Output

P1SEL.x

P1DIR.x

P1IN.x

INCH=3

A3−

Pad Logic

SD16AE.x

Interrupt

Edge

Select

Set

P1SEL.x

P1IES.x

P1IFG.x

P1IE.x

P1IRQ.x

P1OUT.x

Note: x = 4

P1.4/A3−/DAC0

AV SS

DAC12OPS

DAC0

DVSS

’1’ if DAC12AMPx>0

Port P1 (P1.4) pin functions

PIN NAME (P1 X)

FUNCTION

CONTROL BITS / SIGNALS

PIN NAME (P1.X)

FUNCTION

P1DIR.x

P1SEL.x

SD16AE.x

DAC12OPS

P1.4/A3−/DAC0

P1.4† Input/Output

0/1

N/A

DVSS

A3− (see Notes 3, 4)

DAC0 (see Note 5)

† Default after reset (PUC/POR)

NOTES:

1. N/A: Not available or not applicable.

2. X: Don’t care.

3. Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

4. Negative input to SD16_A (A3−) connected to AVSS if corresponding SD16AE.x bit is cleared.

5. Setting the DAC12OPS bit also disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

SLAS455D датащи(PDF) 43 Page - Texas Instruments

SLAS455D датащи(HTML) 43 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

датащи скачать

ссылки URL