SLAS455D datasheet(36/67 Pages) TI2

36 / 67 page

MSP430F42x0

MIXED SIGNAL MICROCONTROLLER

SLAS455D − MARCH 2005 − REVISED APRIL 2007

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature (unless otherwise

noted)

12-bit DAC, reference input specifications

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

Reference input

DAC12IR=0, (see Notes 1 and 2)

2.2V/3V

AVCC/3

AVCC+0.2

VREF

Reference input

voltage range

DAC12IR=1, (see Notes 3 and 4)

2.2V/3V

AVCC

AVCC+0.2

Reference input

DAC12IR=0

2.2V/3V

Ri(VREF)

Reference input

resistance

DAC12IR=1

2.2V/3V

NOTES:

1. For a full-scale output, the reference input voltage can be as high as 1/3 of the maximum output voltage swing (AVCC).

2. The maximum voltage applied at reference input voltage terminal VREF = [AVCC − VE(O)] / [3*(1 + EG)].

3. For a full-scale output, the reference input voltage can be as high as the maximum output voltage swing (AVCC).

4. The maximum voltage applied at reference input voltage terminal VREF = [AVCC − VE(O)] / (1 + EG).

12-bit DAC, dynamic specifications; VREF,DAC12 = AVCC, DAC12IR = 1 (see Figure 16 and Figure 17)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

DAC12 on

DAC12_xDAT = 800h,

DAC12AMPx=0

→ {2, 3, 4}

2.2V/3V

120

tON

DAC12 on-

time

DAC12_xDAT = 800h,

ErrorV(O) < ±0.5 LSB

DAC12AMPx=0

→ {5, 6}

2.2V/3V

μs

tON

time

ErrorV(O) < ±0.5 LSB

(see Note 1,Figure 16)

DAC12AMPx=0

→ 7

2.2V/3V

μs

Settling

DAC12 xDAT

DAC12AMPx=2

2.2V/3V

100

200

tS(FS)

Settling

time full scale

DAC12_xDAT =

80h

→ F7Fh→ 80h

DAC12AMPx=3,5

2.2V/3V

μs

tS(FS)

time,full-scale

80h

→ F7Fh→ 80h

DAC12AMPx=4,6,7

2.2V/3V

μs

Settling time

DAC12_xDAT =

DAC12AMPx=2

2.2V/3V

tS(C-C)

Settling time,

code to code

DAC12_xDAT =

3F8h

→ 408h→ 3F8h

DAC12AMPx=3,5

2.2V/3V

μs

tS(C-C)

code to code

3F8h

→ 408h→ 3F8h

BF8h

→ C08h→ BF8h

DAC12AMPx=4,6,7

2.2V/3V

μs

DAC12 xDAT

DAC12AMPx=2

2.2V/3V

0.05

0.12

Slew Rate

DAC12_xDAT =

80h

→ F7Fh→ 80h

DAC12AMPx=3,5

2.2V/3V

0.35

0.7

μs

Slew Rate

80h

→ F7Fh→ 80h

DAC12AMPx=4,6,7

2.2V/3V

1.5

2.7

μs

DAC12 xDAT

DAC12AMPx=2

2.2V/3V

Glitch energy: full-scale

DAC12_xDAT =

80h

→ F7Fh→ 80h

DAC12AMPx=3,5

2.2V/3V

nV-s

Glitch energy: full scale

80h

→ F7Fh→ 80h

DAC12AMPx=4,6,7

2.2V/3V

nV s

NOTES:

1. RLoad and CLoad connected to AVSS (not AVCC/2) in Figure 16.

2. Slew rate applies to output voltage steps

≥ 200mV.

RLoad

AVCC

CLoad = 100pF

DAC Output

RO/P(DAC12.x)

ILoad

Conversion 1

Conversion 2

VOUT

Conversion 3

Glitch

Energy

+/− 1/2 LSB

tsettleLH

tsettleHL

= 3 k

Figure 16. Settling Time and Glitch Energy Testing

SLAS455D датащи(PDF) 36 Page - Texas Instruments

SLAS455D датащи(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

датащи скачать

ссылки URL