поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADS5294IPFPR датащи(PDF) 57 Page - Texas Instruments

номер детали ADS5294IPFPR
подробное описание детали  ADS5294 Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

ADS5294IPFPR датащи(HTML) 57 Page - Texas Instruments

Back Button ADS5294IPFPR Datasheet HTML 53Page - Texas Instruments ADS5294IPFPR Datasheet HTML 54Page - Texas Instruments ADS5294IPFPR Datasheet HTML 55Page - Texas Instruments ADS5294IPFPR Datasheet HTML 56Page - Texas Instruments ADS5294IPFPR Datasheet HTML 57Page - Texas Instruments ADS5294IPFPR Datasheet HTML 58Page - Texas Instruments ADS5294IPFPR Datasheet HTML 59Page - Texas Instruments ADS5294IPFPR Datasheet HTML 60Page - Texas Instruments ADS5294IPFPR Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 82 page
background image
EN_SDR = 1, FALL_SDR = 0
ADCLKp
LCLKp
OUTp
ADCLKp
LCLKp
OUTp
EN_SDR = 1, FALL_SDR = 1
57
ADS5294
www.ti.com
SLAS776E – NOVEMBER 2011 – REVISED APRIL 2018
Product Folder Links: ADS5294
Submit Documentation Feedback
Copyright © 2011–2018, Texas Instruments Incorporated
In addition to programming the phase of the LCLK in the DDR mode, the device also operates in SDR mode by
setting bit EN_SDR to 1. In SDR mode, the bit clock (LCLK) is output at 14-times the input clock, or twice the
rate as in DDR mode. Depending on the state of FALL_SDR, the LCLK may be output in either of the two
manners shown in Figure 59. As can be seen in Figure 59, only the LCLK rising (or falling edge) is used to
capture the output data in SDR mode. The SDR mode does not work well beyond 40 MSPS because the LCLK
frequency will become very high.
Figure 59. SDR Interface Modes
9.6.1.12 Output Data Rate Control
Table 20. Output Data Rate Control
ADDR.
(HEX)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
38
DATA_RATE<1> DATA_RATE<0>
In the default mode of operation, the data rate at the output of the ADS5294 is at the sampling rate of the ADC
which is true even when the custom pattern generator is enabled. In addition, both output data rate and sampling
rate can be configured to a sub-multiple of the input clock rate.
With the DATA_RATE<1:0> control, the output data rate is programmed to be a sub-multiple of the ADC
sampling rate. This feature is used to lower the output data rate, for example, when the decimation filter is used.
Without enabling the decimation filter, the sub-multiple ADC sampling rate feature is used.
The different settings are listed in Table 21.
Table 21. Output Data Rates
DATA_RATE<1>
DATA_RATE<0>
OUTPUT DATA RATE
0
0
Same as ADC sampling rate
0
1
1 / 2 of ADC sampling rate
1
0
1 / 4 of ADC sampling rate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com