поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DLP2000 датащи(PDF) 9 Page - Texas Instruments

номер детали DLP2000
подробное описание детали  DLP2000 (.2 nHD) DMD
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

DLP2000 датащи(HTML) 9 Page - Texas Instruments

Back Button DLP2000 Datasheet HTML 5Page - Texas Instruments DLP2000 Datasheet HTML 6Page - Texas Instruments DLP2000 Datasheet HTML 7Page - Texas Instruments DLP2000 Datasheet HTML 8Page - Texas Instruments DLP2000 Datasheet HTML 9Page - Texas Instruments DLP2000 Datasheet HTML 10Page - Texas Instruments DLP2000 Datasheet HTML 11Page - Texas Instruments DLP2000 Datasheet HTML 12Page - Texas Instruments DLP2000 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 37 page
background image
6.6 Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
COUT
Output capacitance
f = 1 MHz
10
pF
(1)
Includes LVCMOS pins only
(2)
LVCMOS input pins do not have pullup or pulldown configurations.
(3)
To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than 8.75 V.
(4)
When DRC_OEZ = high, the internal reset drivers are tri-stated and IBIAS standby current is 3.8 mA.
(5)
Nominal values are measured with VCC = 1.8 V, VOFFSET = 8.5 V, VBIAS = 16 V, and VRESET = –10 V.
6.7 Timing Requirements
MIN
NOM
MAX
UNIT
tr
Rise time(1)
20% to 80% DCLK
2.5
ns
tf
Fall time(1)
80% to 20% DCLK
2.5
ns
tr
Rise time(2)
20% to 80% DATA(11:0), SCTRL,
LOADB
2.5
ns
tf
Fall time(2)
80% to 20% DATA(11:0), SCTRL,
LOADB
2.5
ns
tc
Cycle time(1)
50% to 50% DCLK
12.5
16.67
ns
tw
Pulse duration(1)
50% to 50% DCLK
5
ns
tw
Pulse duration low(1)
50% to 50% LOADB
7
ns
tw
Pulse duration high(1)
50% to 50% DRC_STROBE
7
ns
tsu
Setup time(1)
DATA(11:0) before rising or falling edge
of DCLK
1
ns
tsu
Setup time(1)
SCTRL before rising or falling edge of
DCLK
1
ns
tsu
Setup time(1)
LOADB low before rising edge of DCLK
1
ns
tsu
Setup time(2)
SAC_BUS low before rising edge of
DCLK
2
ns
tsu
Setup time(2)
DRC_BUS high before rising edge of
DCLK
2
ns
tsu
Setup time(1)
DRC_STROBE high before rising edge
of DCLK
2
ns
th
Hold time(1)
DATA(11:0) after rising or falling edge of
DCLK
1
ns
th
Hold time(1)
SCTRL after rising or falling edge of
DCLK
1
ns
th
Hold time(1)
LOADB low after falling edge of DCLK
1
ns
th
Hold time(2)
SAC_BUS low after rising edge of DCLK
2
ns
th
Hold time(2)
DRC_BUS after rising edge of DCLK
2
ns
th
Hold time(1)
DRC_STROBE after rising edge of
DCLK
2
ns
(1)
Refer to Figure 6-2 and Figure 6-3.
(2)
Refer to Figure 6-4 and Figure 6-5.
www.ti.com
DLP2000
DLPS140B – MARCH 2019 – REVISED MAY 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: DLP2000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com