поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

LP5523 датащи(PDF) 8 Page - Texas Instruments

номер детали LP5523
подробное описание детали  LP5523 Nine-Channel RGB- and White-LED Driver With Internal Program Memory and Integrated Charge Pump – DSBGA Package
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

LP5523 датащи(HTML) 8 Page - Texas Instruments

Back Button LP5523 Datasheet HTML 4Page - Texas Instruments LP5523 Datasheet HTML 5Page - Texas Instruments LP5523 Datasheet HTML 6Page - Texas Instruments LP5523 Datasheet HTML 7Page - Texas Instruments LP5523 Datasheet HTML 8Page - Texas Instruments LP5523 Datasheet HTML 9Page - Texas Instruments LP5523 Datasheet HTML 10Page - Texas Instruments LP5523 Datasheet HTML 11Page - Texas Instruments LP5523 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 61 page
background image
8
LP5523
SNVS550E – SEPTEMBER 2009 – REVISED JANUARY 2017
www.ti.com
Product Folder Links: LP5523
Submit Documentation Feedback
Copyright © 2009–2017, Texas Instruments Incorporated
(1)
The Electrical Characteristics tables list ensured specifications under Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics conditions and/or notes. Typical specifications are estimations only and are not ensured.
(2)
All voltages are with respect to the potential at the GND pin.
(3)
Minimum and maximum limits are ensured by design, test, or statistical analysis.
(4)
Minimum and maximum limits are ensured by design, test, or statistical analysis.
(5)
Specification is ensured by design and is not tested in production. VEN = 1.65 V to VDD.
6.11 Serial Bus Timing Parameters (SDA, SCL)
Unless otherwise noted limits apply for TA = 25°C. See
(1) (2) (3) (4) (5)
MIN
MAX
UNIT
fSCL
Clock frequency
400
kHz
1
Hold time (repeated) START condition
0.6
µs
2
Clock low time
1.3
µs
3
Clock high time
600
ns
4
Setup TIME FOR A REPEATED START condition
600
ns
5
Data hold time
50
ns
6
Data setup time
100
ns
7
Rise time of SDA and SCL
20+0.1 Cb
300
ns
8
Fall time of SDA and SCL
15+0.1 Cb
300
ns
9
Set-up time for STOP condition
600
ns
10
Bus free time between a STOP and a START condition
1.3
µs
Cb
Capacitive load parameter for each bus line.
Load of one picofarad corresponds to one nanosecond.
10
200
ns
Figure 1. External Clock Signals
Figure 2. Serial Bus Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com