| поискавой системы для электроныых деталей |
|
VS6724 датащи(PDF) 109 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6724 датащи(HTML) 109 Page - STMicroelectronics |
|
109 / 118 page ![]() VS6724 Electrical characteristics 109/118 Table 61. Timing specification(1) Symbol Parameter Standard mode Fast mode Unit Min. Max. Min. Max. fSCL SCL clock frequency 0 100 0 400 kHz tHD;STA Hold time for a repeated start 4.0 - 0.6 - μs tLOW LOW period of SCL 4.7 - 1.3 - μs tHIGH HIGH period of SCL 4.0 - 0.6 - μs tSU;STA Set-up time for a repeated start 4.7 - 0.6 - μs tHD;DAT Data hold time (1) 300 - 300 - ns tSU;DAT Data Set-up time (1) 250 - 100 - ns tr Rise time of SCL, SDA - 1000 20+0.1Cb (2) 300 ns tf Fall time of SCL, SDA - 300 20+0.1Cb (2) 300 ns tSU;STO Set-up time for a stop 4.0 - 0.6 - μs tBUF Bus free time between a stop and a start 4.7 - 1.3 - μs Cb Capacitive Load for each bus line - 400 - 400 pF VnL Noise Margin at the LOW level for each connected device (including hysteresis) 0.1 VDD - 0.1 VDD -V VnH Noise Margin at the HIGH level for each connected device (including hysteresis) 0.2 VDD - 0.2 VDD -V 1. All values are referred to a VIHmin = 0.9 VDD and VILmax = 0.1 VDD 2. Cb = capacitance of one bus line in pF |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |