| поискавой системы для электроныых деталей |
|
TMP86CS44UG датащи(PDF) 121 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86CS44UG датащи(HTML) 121 Page - Toshiba Semiconductor |
|
121 / 172 page ![]() Page 111 TMP86CS44UG (2) External clock When an external clock is selected by setting SIOCR1<SCK> to “111B”, the clock via the SCK pin from an external source is used as the serial clock. To ensure shift operation, the serial clock pulse width must be 4/fc or more for both “H” and “L” levels. Figure 11-3 External Clock 11.3.1.2 Shift edge The leading edge is used to transmit data, and the trailing edge is used to receive data. (1) Leading edge shift Data is shifted on the leading edge of the serial clock (falling edge of the SCK pin input/output). (2) Trailing edge shift Data is shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output). Figure 11-4 Shift Edge tSCKL tSCKH tSCKL, tSCKH > 4/fc SCK pin 7******* ******** Bit7 Shift out ***01234 **012345 *0123456 Bit5 Bit6 Bit5 Bit6 Bit7 67****** 567***** (a) Leading edge shift (Example of MSB transfer) (b) Trailing edge shift (Example of MSB transfer) 01234567 ****0123 *****012 ******01 *******0 ******** Bit4 4567**** 34567*** 234567** 1234567* 01234567 Bit4 Bit3 Bit2 Bit1 Bit0 Bit3 Bit2 Bit1 Bit0 SIOCR1<SIOS> SCK pin Shift register SO pin Shift register SCK pin SI pin SIOCR1<SIOS> |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |