поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMPR3927 датащи(PDF) 97 Page - Toshiba Semiconductor

номер детали TMPR3927
подробное описание детали  32-Bit TX System RISC TX39 Family
PDF  512 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3927 датащи(HTML) 97 Page - Toshiba Semiconductor

Back Button TMPR3927 Datasheet HTML 93Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 94Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 95Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 96Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 97Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 98Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 99Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 100Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 101Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 512 page
background image
Chapter 8 SDRAM Controller
8-13
8.4.7
SGRAM Load Mask Register (SDCSMRS1) 0xFFFE_8030
31
16
R/W
: Type
0x0000
: Initial value
15
0
R/W
: Type
0x0000
: Initial value
Bits
Mnemonic
Field Name
Description
31 : 0
SDCSMRS1
SGRAM Load
Mask
SGRAM Load Mask Register 1 (initial value: 0x0000_0000)
A write to this register loads the SGRAM mask register with 32-bit data. The mask
bit(s) for the target channel(s) must be enabled in the command register and the
corresponding control register(s) must be set with a memory type of SGRAM. To
enable the mask bits, perform a NOP command so the external SGRAM is not
affected by an inadvertent command. In the same way as with a command
operation, the write starts only when the SDRAMC is idle. This register always
reads as 0.
Figure 8.4.6 SGRAM Load Mask Register
8.4.8
SGRAM Load Color Register (SDCSMRS2)
0xFFFE_8034
31
16
R/W
: Type
0x0000
: Initial value
15
0
R/W
: Type
0x0000
: Initial value
Bits
Mnemonic
Field Name
Description
31 : 0
SDCSMRS2
SGRAM Load
Color
SGRAM Load Color Register 2 (initial value: 0x0000_0000)
A write to this register loads the SGRAM color register with 32-bit data. The mask
bit(s) for the target channel(s) must be enabled in the command register and the
corresponding control register(s) must be set with a memory type of SGRAM. To
enable the mask bits, perform a NOP command so the external SGRAM is not
affected by an inadvertent command. In the same way as with a command
operation, the write starts only when the SDRAMC is idle. This register always
reads as 0.
Figure 8.4.7 SGRAM Load Color Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com