поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM8741 датащи(PDF) 26 Page - Wolfson Microelectronics plc

номер детали WM8741
подробное описание детали  24-bit 192kHz DAC with Advanced Digital Filtering
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8741 датащи(HTML) 26 Page - Wolfson Microelectronics plc

Back Button WM8741 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 30Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 63 page
background image
WM8741
Product Preview
w
PP Rev 1.3 October 2007
26
MASTER CLOCK (MCLK) FREQUENCY (MHZ)
SAMPLING
RATE
(LRCLK)
128fs
192fs
256fs
384fs
512fs
768fs
32kHz
Unavailable
Unavailable
8.192
12.288
16.384
24.576
44.1kHz
Unavailable
Unavailable
11.2896
16.9344
22.5792
33.8688
48kHz
Unavailable
Unavailable
12.288
18.432
24.576
36.864
88.2kHz
11.2896
16.9344
22.5792
33.8688
Unavailable Unavailable
96kHz
12.288
18.432
24.576
36.864
Unavailable Unavailable
176.4kHz
22.5792
33.8688
Unavailable Unavailable Unavailable Unavailable
192kHz
24.576
36.864
Unavailable Unavailable Unavailable Unavailable
Table 11 Typical Relationships Between Master Clock Frequency and Sampling Rate in normal
PCM mode
8FS MODE
Operation in 8FS mode requires that audio data for left and right channels is input separately on two
pins. DINR (pin 4) is the input for right channel data and DINL (pin 2) is the input for left channel
data. Hardware control of the device is not available.
The data can be input in two formats (left or right justified), selectable by register FMT[1:0], and two
word lengths (20 or 24 bit), selectable by register IWL[1:0]. In both modes the data is clocked into
the WM8741 MSB first.
For left justified data the word start is identified by the falling edge of LRCLK. The data is clocked in
on the next 20/24 BCLK rising edges. This format is compatible with industry-standard DSPs and
decoders such as the PMD100.
Figure 19 8FS Mode Left Justified Timing Requirements
For right justified mode, the data is justified to the rising edge of LRCLK and the data is clocked in on
the preceding 20/24 BCLK rising edges before the LRCLK rising edge. This format is compatible
with industry standard DSPs and decoders such as the DF1704 or SM5842.
Figure 20 8FS Mode Right Justified Timing Requirements



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com